



# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## General Description

The MAX4751/MAX4752/MAX4753 are low on-resistance, low-voltage, quad, single-pole/single-throw (SPST) analog switches that operate from a single +1.6V to +3.6V supply. These devices have fast switching speeds ( $t_{ON} = 30ns$ ,  $t_{OFF} = 25ns$ ), handle Rail-to-Rail® analog signals, and consume less than 1μW of quiescent power. The MAX4753 has break-before-make switching.

When powered from a +3V supply, the MAX4751/MAX4752/MAX4753 feature low 0.9Ω (max) on-resistance ( $R_{ON}$ ), with 0.12Ω (max)  $R_{ON}$  matching and 0.1Ω (max)  $R_{ON}$  flatness. The digital input is 1.8V CMOS compatible when using a single +3V supply.

The MAX4751 has four normally open (NO) switches, the MAX4752 has four normally closed (NC) switches, and the MAX4753 has two NO and two NC switches. The MAX4751/MAX4752/MAX4753 are available in 3mm × 3mm, 16-pin QFN and 14-pin TSSOP packages.

## Applications

- Power Routing
- Battery-Powered Systems
- Audio and Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- Communications Circuits
- PCMCIA Cards
- Cellular Phones
- Modems
- Hard Drives

## Features

- ◆ **Low  $R_{ON}$**   
0.9Ω max (+3V Supply)  
2.5Ω max (+1.8V Supply)
- ◆ **On-Resistance Flatness: 0.1Ω max (+3V)**
- ◆  **$R_{ON}$  Matching**  
0.12Ω max (+3V Supply)  
0.25Ω max (+1.8V Supply)
- ◆ **+1.6V to +3.6V Single-Supply Operation**
- ◆ **Available in 16-Pin QFN and 3mm × 3mm Packages**
- ◆ **1.8V CMOS Logic Compatible (+3V Supply)**
- ◆ **High Current-Handling Capacity (100mA Continuous)**
- ◆ **Fast Switching:  $t_{ON} = 30ns$ ,  $t_{OFF} = 25ns$**

## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	TOP MARK
MAX4751EUD	-40°C to +85°C	14 TSSOP	—
MAX4751EGE	-40°C to +85°C	16 QFN (3mm × 3mm)	AAC
MAX4752EUD	-40°C to +85°C	14 TSSOP	—
MAX4752EGE	-40°C to +85°C	16 QFN (3mm × 3mm)	AAD
MAX4753EUD	-40°C to +85°C	14 TSSOP	—
MAX4753EGE	-40°C to +85°C	16 QFN (3mm × 3mm)	AAE

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

## Pin Configurations/Functional Diagrams/Truth Tables

TOP VIEW

MAX4751

TSSOP

INPUT	SWITCH STATE
LOW	OFF
HIGH	ON

MAX4752

TSSOP

INPUT	SWITCH STATE
LOW	ON
HIGH	OFF

MAX4753

TSSOP

INPUT	NO1, NO3	NC2, NC4
LOW	OFF	ON
HIGH	ON	OFF

Pin Configurations/Functional Diagrams/Truth Tables continued at end of data sheet.

MAX4751/MAX4752/MAX4753

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to GND

V+, IN<sub>-</sub> .....-0.3V to +4V

COM<sub>-</sub>, NO<sub>-</sub>, NC<sub>-</sub> (Note 1) .....-0.3V to (V+ + 0.3V)

Continuous Current (COM<sub>-</sub>, NO<sub>-</sub>, NC<sub>-</sub>) .....±100mA

Peak Current COM<sub>-</sub>, NO<sub>-</sub>, NC<sub>-</sub>  
(pulsed at 1ms 10% duty cycle) .....±200mA

Continuous Power Dissipation (T<sub>A</sub> = +70°C)

14-Pin TSSOP (derate 9.1W/°C above +70°C) .....727mW

16-Pin QFN (derate 16.9W/°C above +70°C) .....1349mW

Operating Temperature Range .....-40°C to +85°C

Junction Temperature .....+150°C

Storage Temperature Range .....-65°C to +150°C

Lead Temperature (soldering, 10s) .....+300°C

**Note 1:** Signals on COM<sub>-</sub>, NO<sub>-</sub>, or NC<sub>-</sub> exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +2.7V to +3.6V, V<sub>IH-</sub> = +1.4V, V<sub>IL-</sub> = +0.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V+ = +3.0V, T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNITS
<b>ANALOG SWITCH</b>							
Analog Signal Range	V <sub>COM-</sub> , V <sub>NO-</sub> , V <sub>NC-</sub>			0		V+	V
On-Resistance (Note 4)	R <sub>ON</sub>	V+ = 2.7V, I <sub>COM-</sub> = 100mA, V <sub>NO-</sub> or V <sub>NC-</sub> = 1.5V	+25°C		0.6	0.9	Ω
			T <sub>MIN</sub> to T <sub>MAX</sub>			1	
On-Resistance Match Between Channels (Notes 4, 5)	ΔR <sub>ON</sub>	V+ = 2.7V, I <sub>COM-</sub> = 100mA, V <sub>NO-</sub> or V <sub>NC-</sub> = 1.5V	+25°C		0.03	0.12	Ω
			T <sub>MIN</sub> to T <sub>MAX</sub>			0.15	
On-Resistance Flatness (Note 6)	R <sub>FLAT(ON)</sub>	V+ = 2.7V, I <sub>COM-</sub> = 100mA, V <sub>NO-</sub> or V <sub>NC-</sub> = 1V, 1.5V, 2V	+25°C		0.04	0.1	Ω
			T <sub>MIN</sub> to T <sub>MAX</sub>			0.12	
NO <sub>-</sub> or NC <sub>-</sub> Off-Leakage Current (Note 7)	I <sub>NO-(OFF)</sub> , I <sub>NC-(OFF)</sub>	V+ = 3.6V, V <sub>COM-</sub> = 0.3V, 3.6V, V <sub>NO-</sub> or V <sub>NC-</sub> = 3.6V, 0.3V	+25°C	-2.5	0.002	+2.5	nA
			T <sub>MIN</sub> to T <sub>MAX</sub>	-5		+5	
COM <sub>-</sub> Off-Leakage Current (Note 7)	I <sub>COM-(OFF)</sub>	V+ = 3.6V, V <sub>COM-</sub> = 0.3V, 3.6V, V <sub>NO-</sub> or V <sub>NC-</sub> = 3.6V, 0.3V	+25°C	-2.5	0.002	+2.5	nA
			T <sub>MIN</sub> to T <sub>MAX</sub>	-5		+5	
COM <sub>-</sub> On-Leakage Current (Note 7)	I <sub>COM-(ON)</sub>	V+ = 3.6V, V <sub>COM-</sub> = 0.3V, 3.6V, V <sub>NO-</sub> or V <sub>NC-</sub> = 0.3V, 3.6V, or floating	+25°C	-2.5	0.002	+2.5	nA
			T <sub>MIN</sub> to T <sub>MAX</sub>	-5		+5	

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

MAX4751/MAX4752/MAX4753

## ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

(V+ = +2.7V to +3.6V, VIH\_ = +1.4V, VIL\_ = +0.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at V+ = +3.0V, TA = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
<b>SWITCH DYNAMIC CHARACTERISTICS</b>							
Turn-On Time	tON	VNO_ or VNC_ = 1.5V, RL = 50Ω, CL = 35pF, Figure 1	+25°C	6	30		ns
			TMIN to TMAX			30	
Turn-Off Time	tOFF	VNO_ or VNC_ = 1.5V, RL = 50Ω, CL = 35pF, Figure 1	+25°C	10	25		ns
			TMIN to TMAX			25	
Break-Before-Make (Note 8) (MAX4753 Only)	tBBM	VNO_ and VNC_ = 1.5V, RL = 50Ω, CL = 35pF, Figure 1	+25°C	7			ns
			TMIN to TMAX	2			
Charge Injection	Q	VGEN = 0, RGEN = 0, CL = 1.0nF, Figure 2	+25°C		21		pC
NO_ or NC_ Off-Capacitance	COFF	f = 1MHz, Figure 3	+25°C		31		pF
COM_ Off-Capacitance	CCOM_(OFF)	f = 1MHz, Figure 3	+25°C		30		pF
COM_ On-Capacitance	CCOM_(ON)	f = 1MHz, Figure 3	+25°C		75		pF
Off-Isolation (Note 9)	VISO	RL = 50Ω, CL = 5pF, Figure 4	f = 10MHz	+25°C	-51		dB
			f = 1MHz	+25°C	-65		
Crosstalk		RL = 50Ω, CL = 5pF, Figure 4	f = 10MHz	+25°C	-70		dB
			f = 1MHz	+25°C	-80		
Total Harmonic Distortion	THD	f = 20Hz to 20kHz, VCOM_ = 2VP-P, RL = 32Ω	+25°C		0.031		%
<b>DIGITAL I/O</b>							
Input Logic High	VIH_		TMIN to TMAX	1.4			V
Input Logic Low	VIL_		TMIN to TMAX			0.5	V
Input Leakage Current	IIN_	VIN_ = 0 or V+	TMIN to TMAX	-1	0.0005	+1	μA
<b>POWER SUPPLY</b>							
Power-Supply Range	V+			+1.6		+3.6	V
Positive Supply Current	I+	V+ = 3.6V, VIN_ = 0 or V+				1	μA

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## ELECTRICAL CHARACTERISTICS—Single +1.8V Supply

(V+ = +1.8V, VIH = +1V, VIL = +0.4V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
<b>ANALOG SWITCH</b>							
Analog Signal Range	VCOM <sub>-</sub> , VNO <sub>-</sub> , VNC <sub>-</sub>			0		V+	V
On-Resistance (Note 4)	RON	V+ = 1.8V, ICOM <sub>-</sub> = 10mA, VNO <sub>-</sub> or VNC <sub>-</sub> = 0.9V	+25°C		1.4	2.5	Ω
			TMIN to TMAX			3	
On-Resistance Match Between Channels (Notes 4, 5)	ΔRON	V+ = 1.8V, ICOM <sub>-</sub> = 10mA, VNO <sub>-</sub> or VNC <sub>-</sub> = 0.9V	+25°C		0.05	0.25	Ω
			TMIN to TMAX			0.25	
<b>SWITCH DYNAMIC CHARACTERISTICS</b>							
Turn-On Time	tON	VNO <sub>-</sub> or VNC <sub>-</sub> = 1.0V, RL = 50Ω, CL = 35pF, Figure 1	+25°C		25	35	ns
			TMIN to TMAX			35	
Turn-Off Time	tOFF	VNO <sub>-</sub> or VNC <sub>-</sub> = 1.0V, RL = 50Ω, CL = 35pF, Figure 1	+25°C		20	25	ns
			TMIN to TMAX			30	
Charge Injection	Q	VGEN = 0, RGEN = 0, CL = 1.0nF, Figure 2	+25°C		8		pC
<b>DIGITAL I/O</b>							
Input Logic High	VIH <sub>-</sub>		TMIN to TMAX	1.0			V
Input Logic Low	VIL <sub>-</sub>		TMIN to TMAX			0.4	V
Input Leakage Current	IIN <sub>-</sub>	VIN <sub>-</sub> = 0 or V+	TMIN to TMAX	-1	0.0005	+1	μA
<b>POWER SUPPLY</b>							
Power-Supply Range	V+			+1.6		+3.6	V
Positive Supply Current	I+	VIN <sub>-</sub> = 0 or V+				1	μA

**Note 2:** The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.

**Note 3:** Parts are tested at +85°C and guaranteed by design and correlation over the full temperature range.

**Note 4:** RON and ΔRON matching specifications for QFN-packaged parts are guaranteed by design.

**Note 5:** ΔRON = RON(MAX) - RON(MIN)

**Note 6:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

**Note 7:** Leakage parameters are 100% tested at the maximum-rated hot operating temperature and guaranteed by correlation at TA = +25°C.

**Note 8:** Guaranteed by design, not production tested.









**Note 9:** Off-Isolation = 20log10[VCOM / (VNC or VNO)], VCOM = output, VNC or VNO = input to off switch.

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Typical Operating Characteristics

(V+ = +3V and TA = +25°C, unless otherwise noted.)



MAX4751/MAX4752/MAX4753



# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Typical Operating Characteristics (continued)

(V+ = +3V and T<sub>A</sub> = +25°C, unless otherwise noted.)



## Pin Description

PIN						NAME	FUNCTION
MAX4751		MAX4752		MAX4753			
TSSOP	QFN	TSSOP	QFN	TSSOP	QFN		
1, 3, 8, 11	15, 1, 7, 11	—	—	—	—	NO1, NO2, NO3, NO4	Switch Normally Open Terminals
—	—	1, 3, 8, 11	15, 1, 7, 11	—	—	NC1, NC2, NC3, NC4	Switch Normally Closed Terminals
—	—	—	—	3, 11	1, 11	NC2, NC4	Switch Normally Closed Terminals
—	—	—	—	1, 8	15, 7	NO1, NO3	Switch Normally Open Terminals
2, 4, 9, 10	16, 2, 8, 9	2, 4, 9, 10	16, 2, 8, 9	2, 4, 9, 10	16, 2, 8, 9	COM1, COM2, COM3, COM4	Switch Common Terminals
7	6	7	6	7	6	GND	Ground
13, 5, 6, 12	13, 4, 5, 12	13, 5, 6, 12	13, 4, 5, 12	13, 5, 6, 12	13, 4, 5, 12	IN1, IN2, IN3, IN4	Logic Control Inputs
14	14	14	14	14	14	V+	Positive Supply Voltage
—	3, 10	—	3, 10	—	3, 10	N.C.	No Connection. Not internally connected.

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Test Circuits/Timing Diagrams

**MAX4751/MAX4752/MAX4753**




Figure 1. Switching Times

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Test Circuits/Timing Diagrams (continued)




Figure 2. Charge Injection




Figure 3. NO\_, NC\_, and COM\_ Capacitance




Figure 4. Off-Isolation, On-Loss, and Crosstalk



# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Detailed Description

The MAX4751/MAX4752/MAX4753 are low 0.9Ω max (at V+ = 3V) on-resistance, low-voltage quad analog switches that operate from a +1.6V to +3.6V single supply. CMOS construction allows switching analog signals that are within the supply voltage range (GND to V+).

When powered from a +3V supply, the 0.9Ω (max) R<sub>ON</sub> allows high continuous currents to be switched in a variety of applications.

## Applications Information

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence V+ on first, followed by NO<sub>-</sub>, NC<sub>-</sub>, or COM<sub>-</sub>. If power-supply sequencing is not possible, add two small-signal diodes (D1, D2) in series with the supply pins for overvoltage protection (Figure 5). Adding these diodes reduces the analog signal by one diode drop below V+ and one diode drop above GND, but does not affect the low switch resistance and low leakage characteristics of the device. Device operation is unchanged, and the difference between V+ and GND should not exceed 4V.

Power-supply bypassing is needed to improve noise margin and to prevent switching noise propagation from the V+ supply to other components. A 0.1μF capacitor, connected from V+ to GND, is adequate for most applications.

## Logic Inputs

The MAX4751/MAX4752/MAX4753 logic inputs can be driven up to +3.6V regardless of the supply voltage. For example, with a +1.8V supply, IN<sub>-</sub> may be driven low to GND and high to +3.6V. Driving IN<sub>-</sub> rail-to-rail minimizes power consumption.

## Analog Signal Levels

Analog signals that range over the entire supply voltage (V+ to GND) can be passed with very little change in on-




Figure 5. Overvoltage Protection Using Two External Blocking Diodes

resistance (see the *Typical Operating Characteristics*). The switches are bidirectional, so the NO<sub>-</sub>, NC<sub>-</sub>, and COM<sub>-</sub> pins can be used as either inputs or outputs.

## Layout

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

## Chip Information

TRANSISTOR COUNT: 228

PROCESS: CMOS

MAX4751/MAX4752/MAX4753

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Pin Configurations/Functional Diagrams/Truth Tables (continued)

TOP VIEW

**QFN**

MAX4751	
INPUT	SWITCH STATE
LOW	OFF
HIGH	ON

**QFN**

MAX4752	
INPUT	SWITCH STATE
LOW	ON
HIGH	OFF

**QFN**

MAX4753		
INPUT	SWITCHES 1, 8	SWITCHES 2, 4
LOW	OFF	ON
HIGH	ON	OFF


# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)

MAX4751/MAX4752/MAX4753


TSSOP4, 4.0mm EPS



# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



12x16L QFN THIN.EPS

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)

MAX4751/MAX4752/MAX4753

PKG REF.	12L 3x3			16L 3x3		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.80	0.70	0.75	0.80
b	0.20	0.25	0.30	0.20	0.25	0.30
D	2.90	3.00	3.10	2.90	3.00	3.10
E	2.90	3.00	3.10	2.90	3.00	3.10
e	0.50 BSC.			0.50 BSC.		
L	0.45	0.55	0.65	0.30	0.40	0.50
N	12			16		
ND	3			4		
NE	3			4		
A1	0	0.02	0.05	0	0.02	0.05
A2	0.20 REF			0.20 REF		
k	0.25	-	-	0.25	-	-

EXPOSED PAD VARIATIONS								
PKG. CODES	D2			E2			PIN ID	JEDEC
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
T1633-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	-

NOTES:

1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220 REVISION C.

		
<small>PROPRIETARY INFORMATION</small>		
TITLE: PACKAGE OUTLINE 12 & 16L, QFN THIN, 3x3x0.8 mm		
APPROVAL	DOCUMENT CONTROL NO. 21-0136	REV. C 2/2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.