

512 x 8 Bit

# CPU Supervisor with 4K SPI EEPROM

### **FEATURES**

4K

- Selectable time out watchdog timer
- Low V<sub>CC</sub> detection and reset assertion
  - -Five standard reset threshold voltages
  - —Re-program low V<sub>CC</sub> reset threshold voltage using special programming sequence.
  - —Reset signal valid to V<sub>CC</sub> = 1V
- Long battery life with low power consumption
  - —<50µA max standby current, watchdog on</p>
  - —<10µA max standby current, watchdog off</p>
  - -<2mA max active current during read
- 2.7V to 5.5V and 4.5V to 5.5V power supply versions
- 4Kbits of EEPROM-1M write cycle endurance
- Save critical data with Block Lock<sup>™</sup> memory
- —Protect 1/4, 1/2, all or none of EEPROM array
- Built-in inadvertent write protection
  - —Write enable latch
  - -Write protect pin
- 3.3MHz clock rate
- . Minimize programming time
  - -16-byte page write mode
  - —Self-timed write cycle
  - —5ms write cycle time (typical)
- SPI modes (0,0 & 1,1)
- Available packages
  - -8-lead MSOP, 8-lead SOIC, 8-pin PDIP
  - —14-lead TSSOP

### DESCRIPTION


These devices combine four popular functions, Poweron Reset Control, Watchdog Timer, Supply Voltage Supervision, and Block Lock Protect Serial EEPROM Memory in one package. This combination lowers system cost, reduces board space requirements, and increases reliability.

Applying power to the device activates the power on reset circuit which holds RESET/RESET active for a period of time. This allows the power supply and oscillator to stabilize before the processor executes code.

The Watchdog Timer provides an independent protection mechanism for microcontrollers. When the microcontroller fails to restart a timer within a selectable time out interval, the device activates the RESET/RESET signal. The user selects the interval from three preset values. Once selected, the interval does not change, even after cycling the power.

The device's low  $V_{CC}$  detection circuitry protects the user's system from low voltage conditions, resetting the system when  $V_{CC}$  falls below the minimum  $V_{CC}$  trip point. RESET/RESET is asserted until  $V_{CC}$  returns to proper operating level and stabilizes. Five industry standard  $V_{TRIP}$  thresholds are available, however, Xicor's unique circuits allow the threshold to be reprogrammed to meet custom requirements or to fine-tune the threshold for applications requiring higher precision.


### **BLOCK DIAGRAM**



The memory portion of the device is a CMOS Serial EEPROM array with Xicor's block lock protection. The array is internally organized as x 8. The device features a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple four-wire bus.

The device utilizes Xicor's proprietary Direct Write<sup>™</sup> cell, providing a minimum endurance of 1,000,000 cycles and a minimum data retention of 100 years.

### **PIN CONFIGURATION**



#### PIN DESCRIPTIONS

### Serial Output (SO)

SO is a push/pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

### Serial Input (SI)

SI is the serial data input pin. All opcodes, byte addresses, and data to be written to the memory are input on this pin. Data is latched by the rising edge of the serial clock.

### Serial Clock (SCK)

The Serial Clock controls the serial bus timing for data input and output. Opcodes, addresses, or data present on the SI pin is latched on the rising edge of the clock input, while data on the SO pin changes after the falling edge of the clock input.

### Chip Select (CS)

When  $\overline{CS}$  is high, the X5043/45 is deselected and the SO output pin is at high impedance and, unless an internal write operation is underway, the X5043/45 will be in the standby power mode.  $\overline{CS}$  low enables the X5043/45, placing it in the active power mode. It should be noted that after power-up, a high to low transition on  $\overline{CS}$  is required prior to the start of any operation.

### Write Protect (WP)

When  $\overline{WP}$  is low, nonvolatile writes to the X5043/45 are disabled, but the part otherwise functions normally. When  $\overline{WP}$  is held high, all functions, including non volatile writes operate normally.  $\overline{WP}$  going low while  $\overline{CS}$  is still low will interrupt a write to the X5043/45. If the internal write cycle has already been initiated,  $\overline{WP}$  going low will have no affect on a write.

### Reset (RESET, RESET)

X5043/45,  $\overline{\text{RESET}}/\text{RESET}$  is an active low/HIGH, open drain output which goes active whenever  $V_{CC}$  falls below the minimum  $V_{CC}$  sense level. It will remain active until  $V_{CC}$  rises above the minimum  $V_{CC}$  sense level for 200ms.  $\overline{\text{RESET}}/\text{RESET}$  also goes active if the Watchdog timer is enabled and  $\overline{\text{CS}}$  remains either high or low longer than the Watchdog time out period. A falling edge of  $\overline{\text{CS}}$  will reset the watchdog timer.

#### **PIN NAMES**

Symbol	Description
CS	Chip Select Input
SO	Serial Output
SI	Serial Input
SCK	Serial Clock Input
WP	Write Protect Input
V <sub>SS</sub>	Ground
V <sub>CC</sub>	Supply Voltage
RESET/RESET	Reset Output

#### PRINCIPLES OF OPERATION

### **Power On Reset**

Application of power to the X5043/X5045 activates a Power On Reset Circuit. This circuit pulls the RESET/ RESET pin active. RESET/RESET prevents the system microprocessor from starting to operate with insufficient voltage or prior to stabilization of the oscillator. When  $V_{CC}$  exceeds the device  $V_{TRIP}$  value for 200ms (nominal) the circuit releases RESET/RESET, allowing the processor to begin executing code.

### Low Voltage Monitoring

During operation, the X5043/X5045 monitors the V<sub>CC</sub> level and asserts RESET/RESET if supply voltage falls below a preset minimum V<sub>TRIP</sub> The RESET/RESET signal prevents the microprocessor from operating in a power fail or brownout condition. The RESET/RESET signal remains active until the voltage drops below 1V. It also remains active until V<sub>CC</sub> returns and exceeds  $V_{TRIP}$  for 200ms.

### **Watchdog Timer**

The Watchdog Timer circuit monitors the microprocessor activity by monitoring the WDI input. The microprocessor must toggle the CS/WDI pin periodically to prevent an active RESET/RESET signal. The CS/WDI pin must be toggled from HIGH to LOW prior to the expiration of the watchdog time out period. The state of two nonvolatile control bits in the Status Register determines the watchdog timer period. The microprocessor can change these watchdog bits. With no microprocessor action, the watchdog timer control bits remain unchanged, even during total power failure.

### **V<sub>CC</sub>** Threshold Reset Procedure


The X5043/X5045 is shipped with a standard  $V_{CC}$ threshold (V<sub>TRIP</sub>) voltage. This value will not change over normal operating and storage conditions. However, in applications where the standard V<sub>TRIP</sub> is not exactly right, or if higher precision is needed in the V<sub>TRIP</sub> value, the X5043/X5045 threshold may be adjusted. The procedure is described below, and uses the application of a high voltage control signal.

### Setting the V<sub>TRIP</sub> Voltage

This procedure is used to set the V<sub>TRIP</sub> to a higher voltage value. For example, if the current V<sub>TRIP</sub> is 4.4V and the new V<sub>TRIP</sub> is 4.6V, this procedure will directly make the change. If the new setting is to be lower than the current setting, then it is necessary to reset the trip point before setting the new value.

To set the new V<sub>TRIP</sub> voltage, apply the desired V<sub>TRIP</sub> threshold voltage to the V<sub>CC</sub> pin and tie the WP pin to the programming voltage V<sub>P</sub>. Then send a WREN command, followed by a write of Data 00h to address 01h. CS going HIGH on the write operation initiates the V<sub>TRIP</sub> programming sequence. Bring WP LOW to complete the operation.

**Note:** This operation also writes 00h to array address 01h.



### Resetting the V<sub>TRIP</sub> Voltage

This procedure is used to set the V<sub>TRIP</sub> to a "native" voltage level. For example, if the current V<sub>TRIP</sub> is 4.4V and the new  $V_{\mbox{\scriptsize TRIP}}$  must be 4.0V, then the  $V_{\mbox{\scriptsize TRIP}}$  must be reset. When V<sub>TRIP</sub> is reset, the new V<sub>TRIP</sub> is something less than 1.7V. This procedure must be used to set the voltage to a lower value.

Figure 2. Reset V<sub>TRIP</sub> Level Sequence (V<sub>CC</sub> > 3V. WP = 15–18V)


To reset the  $V_{TRIP}$  voltage, apply at least 3V to the  $V_{CC}$ pin and tie the  $\overline{WP}$  pin to the programming voltage  $V_P$ Then send a WREN command, followed by a write of Data 00h to address 03h. CS going HIGH on the write operation initiates the V<sub>TRIP</sub> programming sequence. Bring WP LOW to complete the operation.

Note: This operation also writes 00h to array address 03h.

 $V_{PE} = 15-18V$ WP

CS 5 6 7,8 9 10 11 12 13 14 15<sub>1</sub> 2 3 4 5 6 7 SCK 8 Bits SI 06h 02h 03h 00h WREN Write Address Data

Figure 3. Sample V<sub>TRIP</sub> Reset Circuit



V<sub>TRIP</sub> Programming Execute Reset V<sub>TRIP</sub> Sequence Set  $V_{CC} = V_{CC}$  Applied = Desired V<sub>TRIP</sub> New V<sub>CC</sub> Applied New V<sub>CC</sub> Applied Execute Old V<sub>CC</sub> Applied Old V<sub>CC</sub> Applied Set V<sub>TRIP</sub> Sequence - Error - Error Apply 5V to V<sub>CC</sub> Execute Reset V<sub>TRIP</sub> Sequence Decrement V<sub>CC</sub>  $V_{CC} = V_{CC} - 10 \text{mV}$ NO RESET pin goes active? YES Measured V<sub>TRIF</sub> Desired V<sub>TRIP</sub> Error ≤ -Emax Error ≥ Emax -Emax < Error < Emax DONE Emax = Maximum Desired Error

Figure 4. V<sub>TRIP</sub> Programming Sequence

#### **SPI Serial Memory**

The memory portion of the device is a CMOS Serial EEPROM array with Xicor's block lock protection. The array is internally organized as x8 bits. The device features a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple four-wire bus.

The device utilizes Xicor's proprietary Direct Write<sup>™</sup> cell, providing a minimum endurance of 1,000,000 cycles and a minimum data retention of 100 years.

The device is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of many popular microcontroller families.

The device contains an 8-bit instruction register that controls the operation of the device. The instruction code is written to the device via the SI input. There are two write operations that requires only the instruction byte. There are two read operations that use the instruction byte to initiate the output of data. The remainder of the operations require an instruction byte, an 8-bit address, then data bytes. All instruction, address and data bits are clocked by the SCK input. All instructions (Table 1), addresses and data are transferred MSB first.

#### **Clock and Data Timing**

Data input on the SI line is latched on the first rising edge of SCK after  $\overline{CS}$  goes LOW. Data is output on the SO line by the falling edge of SCK. SCK is static, allowing the user to stop the clock and then start it again to resume operations where left off.  $\overline{CS}$  must be LOW during the entire operation.

**Table 1. Instruction Set** 

Instruction Name	Instruction Format*	Operation
WREN	0000 0110	Set the Write Enable Latch (Enable Write Operations)
WRDI	0000 0100	Reset the Write Enable Latch (Disable Write Operations)
RSDR	0000 0101	Read Status Register
WRSR	0000 0001	Write Status Register (Watchdog and Block Lock)
READ	0000 A <sub>8</sub> 011	Read Data from Memory Array Beginning at Selected Address
WRITE	0000 A <sub>8</sub> 010	Write Data to Memory Array Beginning at Selected Address (1 to 16 bytes)


Note: \*Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.

#### Write Enable Latch

The device contains a Write Enable Latch. This latch must be SET before a Write Operation is initiated. The WREN instruction will set the latch and the WRDI instruction will reset the latch (Figure 3). This latch is automatically reset upon a power-up condition and after the completion of a valid byte, page, or status register write cycle. The latch is also reset if WP is brought LOW.

When issuing a WREN, WRDI or RDSR commands, it is not necessary to send a byte address or data.

Figure 5. Write Enable/Disable Latch Sequence



### **Status Register**

The Status Register contains four nonvolatile control bits and two volatile status bits. The control bits set the operation of the watchdog timer and the memory block lock protection. The Status Register is formatted as shown in "Status Register".

Status Register: (Default = 30H)

7	6	5	4	3	2	1	0
0	0	WD1	WD0	BL1	BL0	WEL	WIP

The Write-In-Progress (WIP) bit is a volatile, read only bit and indicates whether the device is busy with an internal nonvolatile write operation. The WIP bit is read using the RDSR instruction. When set to a "1", a nonvolatile write operation is in progress. When set to a "0", no write is in progress.

The Write Enable Latch (WEL) bit indicates the status of the "write enable" latch. When WEL = 1, the latch is set and when WEL = 0 the latch is reset. The WEL bit is a volatile, read only bit. The WREN instruction sets the WEL bit and the WRDS instruction resets the WEL bit.

The block lock bits, BL0 and BL1, set the level of block lock protection. These nonvolatile bits are programmed using the WRSR instruction and allow the user to protect one quarter, one half, all or none of the EEPROM array. Any portion of the array that is block lock protected can be read but not written. It will remain protected until the BL bits are altered to disable block lock protection of that portion of memory.

Status I	Reg Bits	Array Addresses Protected
BL1	BL0	X5043/X5045
0	0	None
0	1	\$180–\$1FF
1	0	\$100–\$1FF
1	1	\$000-\$1FF

The Watchdog Timer bits, WD0 and WD1, select the Watchdog Time-out Period. These nonvolatile bits are programmed with the WRSR instruction.

Status Re	gister Bits	Watchdog Time Out		
WD1	WD0	(Typical)		
0	0	1.4 seconds		
0	1	600 milliseconds		
1	0	200 milliseconds		
1	1	disabled (factory default)		

### **Read Status Register**

To read the Status Register, pull  $\overline{CS}$  low to select the device, then send the 8-bit RDSR instruction. Then the contents of the Status Register are shifted out on the SO line, clocked by CLK. Refer to the Read Status Register Sequence (Figure 6). The Status Register may be read at any time, even during a Write Cycle.

## Write Status Register

Prior to any attempt to write data into the status register, the "Write Enable" Latch (WEL) must be set by issuing the WREN instruction (Figure 5). First pull  $\overline{\text{CS}}$  LOW, then clock the WREN instruction into the device and pull  $\overline{\text{CS}}$  HIGH. Then bring  $\overline{\text{CS}}$  LOW again and enter the WRSR instruction followed by 8 bits of data. These 8 bits of data correspond to the contents of the status register. The operation ends with  $\overline{\text{CS}}$  going HIGH. If  $\overline{\text{CS}}$  does not go HIGH between WREN and WRSR, the WRSR instruction is ignored.

**Table 2. Device Protect Matrix** 

WREN CMD	Device Pin	Memo	ry Block	Status Register
(WEL)	(WP)	Protected Area	Unprotected Area	(BL0, BL1, WD0, WD1)
0	х	Protected	Protected	Protected
х	0	Protected	Protected	Protected
1	1	Protected	Writable	Writable

Figure 6. Read Status Register Sequence





Figure 7. Write Status Register Sequence




### **Read Memory Array**

When reading from the EEPROM memory array,  $\overline{\text{CS}}$  is first pulled low to select the device. The 8-bit READ instruction is transmitted to the device, followed by the 8-bit address. Bit 3 of the READ instruction selects the upper or lower half of the device. After the READ opcode and address are sent, the data stored in the memory at the selected address is shifted out on the SO line. The data stored in memory at the next

address can be read sequentially by continuing to provide clock pulses. The address is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached, the address counter rolls over to address \$000 allowing the read cycle to be continued indefinitely. The read operation is terminated by taking  $\overline{\text{CS}}$  high. Refer to the Read EEPROM Array Sequence (Figure 8).

Figure 8. Read EEPROM Array Sequence



### **Write Memory Array**

Prior to any attempt to write data into the memory array, the "Write Enable" Latch (WEL) must be set by issuing the WREN instruction (Figure 5). First pull  $\overline{CS}$  LOW, then clock the WREN instruction into the device and pull  $\overline{CS}$  HIGH. Then bring  $\overline{CS}$  LOW again and enter the WRITE instruction followed by the 8-bit address and then the data to be written. Bit 3 of the WRITE instruction contains address bit  $A_8$ , which selects the upper or lower half of the array. If  $\overline{CS}$  does not go HIGH between WREN and WRITE, the WRITE instruction is ignored.


The WRITE operation requires at least 16 clocks.  $\overline{\text{CS}}$  must go low and remain low for the duration of the operation. The host may continue to write up to 16 bytes of data. The only restriction is that the 16 bytes

must reside within the same page. A page address begins with address [x xxxx 0000] and ends with [x xxxx 1111]. If the byte address reaches the last byte on the page and the clock continues, the counter will roll back to the first address of the page and overwrite any data that has been previously written.

For the write operation (byte or page write) to be completed,  $\overline{CS}$  must be brought HIGH after bit 0 of the last complete data byte to be written is clocked in. If it is brought HIGH at any other time, the write operation will not be completed (Figure 9).

While the write is in progress following a status register or memory array write sequence, the Status Register may be read to check the WIP bit. WIP is HIGH while the nonvolatile write is in progress.

Figure 9. Write Memory Sequence



### **OPERATIONAL NOTES**

The device powers-up in the following state:

- The device is in the low power standby state.
- A HIGH to LOW transition on CS is required to enter an active state and receive an instruction.
- SO pin is high impedance.
- The Write Enable Latch is reset.
- The Flag Bit is reset.
- Reset Signal is active for tpuRST.

### **Data Protection**

The following circuitry has been included to prevent inadvertent writes:

- A WREN instruction must be issued to set the Write Enable Latch.
- CS must come HIGH at the proper clock count in order to start a nonvolatile write cycle.
- Block Protect bits provide additional level of write protection for the memory array.
- The WP pin LOW blocks nonvolatile write operations.

#### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias65°C to +13	5°C
Storage temperature65°C to +15	0°C
Voltage on any pin with	
respect to V <sub>SS</sub> 1.0V to	+7V
D.C. output current	5mA
Lead temperature (soldering, 10 seconds)30	0°C

#### COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	70°C
Industrial	–40°C	+85°C

Option	Supply Voltage Limits
-2.7, -2.7A	2.7V to 5.5V
Blank, -4.5A	4.5V to 5.5V

## D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

			Limits			
Symbol	Parameter	Min.	Typ. <sup>(2)</sup>	Max.	Unit	Test Conditions/Comments
I <sub>CC1</sub>	V <sub>CC</sub> Write Current (Active)			3	mA	SCK = 3.3MHz <sup>(3)</sup> ; SO, RESET, RESET = Open
I <sub>CC2</sub>	V <sub>CC</sub> Read Current (Active)			2	mA	SCK = $3.3$ MHz $^{(3)}$ ; SI = $V_{SS}$ , $\overline{RESET}$ , RESET = Open
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current WDT = OFF			10	μA	$\overline{\text{CS}} = \text{V}_{\text{CC}}$ , SCK, SI = V <sub>SS</sub> , V <sub>CC</sub> = 5.5V
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current WDT = ON			50	μA	$\overline{\text{CS}} = \text{V}_{\text{CC}}$ , SCK, SI = V <sub>SS</sub> , V <sub>CC</sub> = 5.5V
ILI	Input Leakage Current		0.1	10	μA	SCK, SI, WP = $V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	Output Leakage Current		0.1	10	μΑ	SO, $\overline{\text{RESET}}$ , RESET = $V_{SS}$ to $V_{CC}$
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage	-0.5		V <sub>CC</sub> x 0.3	V	SCK, SI, WP, CS
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V	SCK, SI, WP, CS
V <sub>OL</sub>	Output LOW Voltage (SO)			0.4	V	I <sub>OL</sub> = 2mA @ V <sub>CC</sub> = 2.7V I <sub>OL</sub> = 0.5mA @ V <sub>CC</sub> = 1.8V
V <sub>OH1</sub>	Output HIGH Voltage (SO)	V <sub>CC</sub> - 0.8			V	$V_{CC} > 3.3V, I_{OH} = -1.0mA$
V <sub>OH2</sub>	Output HIGH Voltage (SO)	V <sub>CC</sub> - 0.4			V	$2V < V_{CC} \le 3.3V$ , $I_{OH} = -0.4$ mA
V <sub>OH3</sub>	Output HIGH Voltage (SO)	V <sub>CC</sub> - 0.2			V	$V_{CC} \le 2V$ , $I_{OH} = -0.25$ mA
V <sub>OLRS</sub>	Output LOW Voltage (RESET, RESET)			0.4	V	I <sub>OL</sub> = 1mA


# **CAPACITANCE** $T_A = +25$ °C, f = 1MHz, $V_{CC} = 5$ V

Symbol	Test	Max.	Unit	Conditions
C <sub>OUT</sub> <sup>(2)</sup>	Output Capacitance (SO, RESET, RESET)	8	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub> <sup>(2)</sup>	Input Capacitance (SCK, SI, CS, WP)	6	pF	V <sub>IN</sub> = 0V

Notes: (1)  $V_{IL}$  min. and  $V_{IH}$  max. are for reference only and are not tested.

- (2) This parameter is periodically sampled and not 100% tested.
- (3) SCK frequency measured from  $V_{CC} \times 0.1/V_{CC} \times 0.9$

# Equivalent A.C. Load Circuit at 5V $V_{CC}$



## **A.C. Test Conditions**

Input pulse levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input rise and fall times	10ns
Input and output timing level	V <sub>CC</sub> x0.5

# A.C. CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified)

# **Data Input Timing**

		2.7V-5.5V		
Symbol	Parameter	Min.	Max.	Unit
f <sub>SCK</sub>	Clock Frequency	0	3.3	MHz
t <sub>CYC</sub>	Cycle Time	300		ns
t <sub>LEAD</sub>	CS Lead Time	150		ns
t <sub>LAG</sub>	CS Lag Time	150		ns
t <sub>WH</sub>	Clock HIGH Time	130		ns
t <sub>WL</sub>	Clock LOW Time	130		ns
t <sub>SU</sub>	Data Setup Time	30		ns
t <sub>H</sub>	Data Hold Time	30		ns
t <sub>RI</sub> <sup>(3)</sup>	Input Rise Time		2	μs
t <sub>FI</sub> <sup>(3)</sup>	Input Fall Time		2	μs
t <sub>CS</sub>	CS Deselect Time	100		ns
t <sub>WC</sub> <sup>(4)</sup>	Write Cycle Time		10	ms

## **Data Output Timing**


Symbol		2.7-	2.7-5.5V			
	Parameter	Min.	Max.	Unit		
f <sub>SCK</sub>	Clock Frequency	0	3.3	MHz		
t <sub>DIS</sub>	Output Disable Time		150	ns		
t <sub>V</sub>	Output Valid from Clock Low		120	ns		
t <sub>HO</sub>	Output Hold Time	0		ns		
t <sub>RO</sub> (3)	Output Rise Time		50	ns		
t <sub>FO</sub> <sup>(3)</sup>	Output Fall Time		50	ns		

www.vicor.com


Notes: (3) This parameter is periodically sampled and not 100% tested.

(4) t<sub>WC</sub> is the time from the rising edge of  $\overline{\text{CS}}$  after a valid write sequence has been sent to the end of the self-timed internal nonvolatile write cycle.

# **Serial Output Timing**




# **Serial Input Timing**



# **SYMBOL TABLE**

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

# **Power-Up and Power-Down Timing**




# **RESET** Output Timing

Symbol	Parameter	Min.	Тур.	Max.	Unit
$V_{TRIP}$	Reset Trip Point Voltage, (-4.5A)	4.5	4.62	4.75	
	Reset Trip Point Voltage, (Blank)	4.25	4.38	4.5	V
	Reset Trip Point Voltage, (-2.7A)	2.85	2.92	3.0	V
	Reset Trip Point Voltage, (-2.7)	2.55	2.62	2.7	
t <sub>PURST</sub>	Power-up Reset Time Out	100	200	400	ms
t <sub>RPD</sub> <sup>(5)</sup>	V <sub>CC</sub> Detect to Reset/Output			500	ns
t <sub>F</sub> <sup>(5)</sup>	V <sub>CC</sub> Fall Time	10			μs
t <sub>R</sub> <sup>(5)</sup>	V <sub>CC</sub> Rise Time	0.1			ns
V <sub>RVALID</sub>	Reset Valid V <sub>CC</sub>	1			V

Note: (5) This parameter is periodically sampled and not 100% tested.


# **CS/WDI** vs. RESET/RESET Timing



# **RESET/RESET Output Timing**

Symbol	Parameter	Min.	Тур.	Max.	Unit
t <sub>WDO</sub>	Watchdog Time Out Period,				
	WD1 = 1, WD0 = 0	100	200	300	ms
	WD1 = 0, WD0 = 1	450	600	800	ms
	WD1 = 0, WD0 = 0	1	1.4	2	sec
t <sub>CST</sub>	CS Pulse Width to Reset the Watchdog	400			ns
t <sub>RST</sub>	Reset Time Out	100	200	400	ms

# $V_{\mbox{\scriptsize TRIP}}$ Programming Timing Diagram





# **V<sub>TRIP</sub> Programming Parameters**


Parameter	Description		Max	Unit
t <sub>VPS</sub>	V <sub>TRIP</sub> Program Enable Voltage Setup time			μs
t <sub>VPH</sub>	V <sub>TRIP</sub> Program Enable Voltage Hold time	1		μs
t <sub>PCS</sub>	V <sub>TRIP</sub> Programming CS inactive time	1		μs
t <sub>TSU</sub>	V <sub>TRIP</sub> Setup time	1		μs
t <sub>THD</sub>	V <sub>TRIP</sub> Hold (stable) time	10		ms
t <sub>WC</sub>	V <sub>TRIP</sub> Write Cycle Time		10	ms
t <sub>VPO</sub>	V <sub>TRIP</sub> Program Enable Voltage Off time (Between successive adjustments)			μs
t <sub>RP</sub>	V <sub>TRIP</sub> Program Recovery Period (Between successive adjustments)			ms
V <sub>P</sub>	Programming Voltage		18	V
V <sub>TRAN</sub>	V <sub>TRIP</sub> Programmed Voltage Range	1.7	5.0	V
V <sub>ta1</sub>	Initial V <sub>TRIP</sub> Program Voltage accuracy (V <sub>CC</sub> applied–V <sub>TRIP</sub> ) (Programmed at 25°C.)	-0.1	+0.4	V
V <sub>ta2</sub>	Subsequent V <sub>TRIP</sub> Program Voltage accuracy [(V <sub>CC</sub> applied–V <sub>ta1</sub> )–V <sub>TRIP</sub> . Programmed at 25°C.)		+25	mV
V <sub>tr</sub>	V <sub>TRIP</sub> Program Voltage repeatability (Successive program operations. Programmed at 25°C.)		+25	mV
V <sub>tv</sub>	V <sub>TRIP</sub> Program variation after programming (0–75°C). (Programmed at 25°C.)	-25	+25	mV

 $<sup>\</sup>ensuremath{V_{TRIP}}$  programming parameters are periodically sampled and are not 100% tested.

## 8-Lead Miniature Small Outline Gull Wing Package Type M










### NOTE:

1. ALL DIMENSIONS IN INCHES AND (MILLIMETERS)

## 8-Lead Plastic Dual In-Line Package Type P








#### NOTE:


- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH


# 8-Lead Plastic Small Outline Gull Wing Package Type S





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

# 14-Lead Plastic, TSSOP, Package Type V










NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

# **Ordering Information**

V <sub>CC</sub> Range	V <sub>TRIP</sub> Range	Package	Operating Temperature Range	Part Number RESET (Active LOW)	Part Number RESET (Active HIGH)
4.5-5.5V	4.5-4.75	8-Pin PDIP	-40°C-85°C	X5043PI-4.5A	X5045PI-4.5A
		8L SOIC	-40°C-85°C	X5043S8I-4.5A	X5045\$8I-4.5A
		8L MSOP	-40°C-85°C	X5043M8I-4.5A	X5045M8I-4.5A
		14L TSSOP	-40°C-85°C	X5043V14I-4.5A	X5045V14I-4.5A
	4.25-4.5	8-Pin PDIP	-40°C-85°C	X5043PI	X5045PI
		8L SOIC	0°C-70°C	X5043S8	X5045S8
			-40°C-85°C	X5043S8I	X5045S8I
		8L MSOP	-40°C-85°C	X5043M8I	X5045M8I
		14L TSSOP	-40°C-85°C	X5043V14I	X5045V14I
2.7-5.5V	2.85-3.0	8L PDIP	-40°C-85°C	X5043PI-2.7A	X5045PI-2.7A
		8L SOIC	-40°C-85°C	X5043S8I-2.7A	X5045\$8I-2.7A
		8L MSOP	-40°C-85°C	X5043M8I-2.7A	X5045M8I-2.7A
		14L TSSOP	-40°C-85°C	X5043V14I-2.7A	X5045V14I-2.7A
	2.55-2.7	8-Pin PDIP	-40°C-85°C	X5043PI-2.7	X5045PI-2.7
		8L SOIC	0°C-70°C	X5043S8-2.7	X5045S8-2.7
			-40°C-85°C	X5043S8I-2.7	X5045S8I-2.7
		8L MSOP	-40°C-85°C	X5043M8I-2.7	X5045M8I-2.7
		14L TSSOP	-40°C-85°C	X5043V14I-2.7	X5045V14I-2.7

#### **Part Mark Information**



LIMITED WARRANTY ©Xicor, Inc. 2001 Patents Pending

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

#### COPYRIGHTS AND TRADEMARKS

Xicor, Inc., the Xicor logo, E²POT, XDCP, XBGA, AUTOSTORE, Direct Write cell, Concurrent Read-Write, PASS, MPS, PushPOT, Block Lock, IdentiPROM, E²KEY, X24C16, SecureFlash, and SerialFlash are all trademarks or registered trademarks of Xicor, Inc. All other brand and product names mentioned herein are used for identification purposes only, and are trademarks or registered trademarks of their respective holders.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

FV 1 1 2 5/29/01 Characteristics subject to change without notice. 20 of 2