# /U/IXI/U

# 8th-Order, Lowpass, Bessel, Switched-Capacitor Filters

### General Description

The MAX7401/MAX7405 8th-order, lowpass, Bessel, switched-capacitor filters (SCFs) operate from a single +5V (MAX7401) or +3V (MAX7405) supply. These devices draw only 2mA of supply current and allow corner frequencies from 1Hz to 5kHz, making them ideal for low-power post-DAC filtering and anti-aliasing applications. They feature a shutdown mode that reduces supply current to 0.2µA.

Two clocking options are available on these devices: self-clocking (through the use of an external capacitor) or external clocking for tighter corner-frequency control. An offset adjust pin allows for adjustment of the DC output level.


The MAX7401/MAX7405 Bessel filters provide low overshoot and fast settling. Their fixed response simplifies the design task to selecting a clock frequency.

## **Applications**

ADC Anti-Aliasing
Post-DAC Filtering
Air-Bag Electronics

CT2 Base Stations
Speech Processing

## Pin Configuration



#### **Features**

- ♦ 8th-Order, Lowpass Bessel Filters
- ♦ Low Noise and Distortion: -82dB THD + Noise
- **♦** Clock-Tunable Corner Frequency (1Hz to 5kHz)
- ♦ 100:1 Clock-to-Corner Ratio
- **♦** Single-Supply Operation
  - +5V (MAX7401)
  - +3V (MAX7405)
- **♦ Low Power**


2mA (Operating Mode) 0.2µA (Shutdown Mode)

- Available in 8-Pin SO/DIP Packages
- ♦ Low Output Offset: ±5mV

## Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX7401CSA	0°C to +70°C	8 SO
MAX7401CPA	0°C to +70°C	8 Plastic DIP
MAX7401ESA	-40°C to +85°C	8 SO
MAX7401EPA	-40°C to +85°C	8 Plastic DIP
MAX7405CSA	0°C to +70°C	8 SO
MAX7405CPA	0°C to +70°C	8 Plastic DIP
MAX7405ESA	-40°C to +85°C	8 SO
MAX7405EPA	-40°C to +85°C	8 Plastic DIP

# Typical Operating Circuit



Maxim Integrated Products

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	
MAX7401	0.3V to +6V
MAX7405	0.3V to +4V
IN, OUT, COM, OS, CLK	0.3V to (V <sub>DD</sub> + 0.3V)
SHDN	0.3V to +6V
OUT Short-Circuit Duration	1sec

Continuous Power Dissipation ( $T_A = +70^{\circ}$ )	
8-Pin SO (derate 5.88mW/°C above +70	0°C)471mW
8-Pin DIP (derate 9.09mW/°C above +7	0°C)727mW
Operating Temperature Ranges	
MAX740 _C_A	0°C to +70°C
MAX740 _E_A	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS—MAX7401**

 $(V_{DD} = +5V, filter output measured at OUT, 10k\Omega || 50pF load to GND at OUT, OS = COM, 0.1 \mu F from COM to GND, SHDN = V_{DD}, f_{CLK} = 100kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FILTER CHARACTERISTICS			'			
Corner Frequency	fC	(Note 1)	0.001 to 5		kHz	
Clock-to-Corner Ratio	f <sub>CLK</sub> / f <sub>C</sub>			100:1		
Clock-to-Corner Tempco				10		ppm/°C
Output Voltage Range			0.25	V	<sub>DD</sub> - 0.25	V
Output Offset Voltage	Voffset	V <sub>IN</sub> = V <sub>COM</sub> = V <sub>DD</sub> / 2		±5	±25	mV
DC Insertion Gain with Output Offset Removed		V <sub>COM</sub> = V <sub>DD</sub> / 2 (Note 2)	-0.1	0.15	0.3	dB
Total Harmonic Distortion plus Noise	THD+N	f <sub>IN</sub> = 200Hz, V <sub>IN</sub> = 4Vp-p, measurement bandwidth = 22kHz		-82		dB
OS Voltage Gain to OUT	Aos			1		V/V
Input Voltage Range at OS	Vos		,	V <sub>COM</sub> ±0	.1	V
COM Voltage Dange	\/	Input, COM externally driven	V <sub>DD</sub> / 2 - 0.5	V <sub>DD</sub> / 2	V <sub>DD</sub> / 2 + 0.5	V
COM Voltage Range	Vсом	Output, COM internally biased	V <sub>DD</sub> / 2 - 0.2	V <sub>DD</sub> / 2	V <sub>DD</sub> / 2 + 0.2	V
Input Resistance at COM	Rcom		75	125		kΩ
Clock Feedthrough				10		mVp-p
Resistive Output Load Drive	RL		10	1		kΩ
Maximum Capacitive Load at OUT	CL		50	500		pF
Input Leakage Current at COM		$\overline{SHDN} = GND, V_{COM} = 0 \text{ to } V_{DD}$		±0.1	±10	μΑ
Input Leakage Current at OS		V <sub>OS</sub> = 0 to (V <sub>DD</sub> - 1V) (Note 3)		±0.1	±10	μΑ
CLOCK	1		1			1
Internal Oscillator Frequency	fosc	Cosc = 1000pF (Note 4)	29	38	48	kHz
Clock Input Current	ICLK	V <sub>CLK</sub> = 0 or 5V		±15	±30	μΑ
Clock Input High	VIH		V <sub>DD</sub> - 0.5	5		V
Clock Input Low	VIL				0.5	V

### **ELECTRICAL CHARACTERISTICS—MAX7401 (continued)**

 $\frac{(V_{DD} = +5V, \text{ filter output measured at OUT, } 10k\Omega \mid\mid 50\text{pF load to GND at OUT, OS} = \text{COM, } 0.1\mu\text{F from COM to GND, } \\ \frac{(V_{DD} = +5V, \text{ filter output measured at OUT, } 10k\Omega \mid\mid 50\text{pF load to GND at OUT, OS} = \text{COM, } 0.1\mu\text{F from COM to GND, } \\ \frac{(V_{DD} = +5V, \text{ filter output measured at OUT, } 10k\Omega \mid\mid 50\text{pF load to GND at OUT, OS} = \text{COM, } 0.1\mu\text{F from COM to GND, } \\ \frac{(V_{DD} = +5V, \text{ filter output measured at OUT, } 10k\Omega \mid\mid 50\text{pF load to GND at OUT, OS} = \text{COM, } 0.1\mu\text{F from COM to GND, } \\ \frac{(V_{DD} = +5V, \text{ filter output measured at OUT, } 10k\Omega \mid\mid 50\text{pF load to GND at OUT, OS} = \text{COM, } 0.1\mu\text{F from COM to GND, } \\ \frac{(V_{DD} = +5V, \text{ filter output measured at OUT, } 10k\Omega \mid\mid 50\text{pF load to GND, } \\ \frac{(V_{DD} = +5V, \text{ filter output measured at OUT, } 10k\Omega \mid\mid 50\text{pF load to GND, } \\ \frac{(V_{DD} = +5V, \text{ filter output measured at OUT, } 10k\Omega \mid\mid 50\text{pF load to GND, } \\ \frac{(V_{DD} = +5V, \text{ filter output measured at OUT, } 10k\Omega \mid\mid 50\text{pF load to GND, } \\ \frac{(V_{DD} = +5V, \text{ filter output measured at OUT, } 10k\Omega \mid\mid 50\text{pF load})}{(V_{DD} = +5V, \text{ filter output measured at OUT, } 10k\Omega \mid\mid 50\text{pF load})}$ 

PARAMETER	ETER SYMBOL CONDITIONS		MIN	TYP	MAX	UNITS
POWER REQUIREMENTS						
Supply Voltage	$V_{DD}$		4.5		5.5	V
Supply Current	I <sub>DD</sub>	Operating mode, no load, IN = OS = COM		2	3.5	mA
Shutdown Current	ISHDN	SHDN = GND, CLK driven from 0 to V <sub>DD</sub>		0.2	1	μΑ
Power-Supply Rejection Ratio	PSRR	Measured at DC		60		dB
SHUTDOWN						
SHDN Input High	V <sub>SDH</sub>		V <sub>DD</sub> - 0.5			V
SHDN Input Low	V <sub>SDL</sub>				0.5	V
SHDN Input Leakage Current		VSHDN = 0 to VDD		±0.1	±10	μΑ

#### **ELECTRICAL CHARACTERISTICS—MAX7405**

 $\frac{(V_{DD} = +3V, \text{ filter output measured at OUT, } 10k\Omega \parallel 50pF \text{ load to GND at OUT, OS} = COM, 0.1\mu F \text{ from COM to GND, } SHDN = V_{DD}, f_{CLK} = 100kHz, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. } Typical values \text{ are at } T_A = +25^{\circ}\text{C.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FILTER CHARACTERISTICS			1			li.
Corner Frequency	fC	(Note 1)		0.001 to	5	kHz
Clock-to-Corner Ratio	f <sub>CLK</sub> /f <sub>C</sub>			100:1		
Clock-to-Corner Tempco				10		ppm/°C
Output Voltage Range			0.25	\	<sub>DD</sub> - 0.25	V
Output Offset Voltage	Voffset	$V_{IN} = V_{COM} = V_{DD} / 2$		±5	±25	mV
DC Insertion Gain with Output Offset Removed		V <sub>COM</sub> = V <sub>DD</sub> / 2 (Note 2)	-0.1	0.03	0.3	dB
Total Harmonic Distortion plus Noise	THD+N	f <sub>IN</sub> = 200Hz, V <sub>IN</sub> = 2.5Vp-p, measurement bandwidth = 22kHz		-84		dB
OS Voltage Gain to OUT	Aos			1		V/V
Input Voltage Range at OS	Vos		1	V <sub>COM</sub> ±0	.1	V
COM Voltage Range	VCOM	COM internally biased or externally driven	V <sub>DD</sub> / 2 - 0.1	V <sub>DD</sub> / 2	V <sub>DD</sub> / 2 + 0.1	V
Input Resistance at COM	RCOM		75	125		kΩ
Clock Feedthrough				10		mVp-p
Resistance Output Load Drive	RL		10	1		kΩ
Maximum Capacitive Load at OUT	CL		50	500		pF
Input Leakage Current at COM		$\overline{SHDN} = GND$ , $V_{COM} = 0$ to $V_{DD}$		±0.1	±10	μΑ
Input Leakage Current at OS		$V_{OS} = 0 \text{ to } (V_{DD} - 1V) \text{ (Note 3)}$		±0.1	±10	μΑ

### **ELECTRICAL CHARACTERISTICS—MAX7405 (continued)**

 $\frac{(V_{DD} = +3V, \ filter \ output \ measured \ at \ OUT, \ 10k\Omega \ || \ 50pF \ load \ to \ GND \ at \ OUT, \ OS = COM, \ 0.1\mu F \ from \ COM \ to \ GND, \ SHDN = V_{DD}, \ f_{CLK} = 100kHz, \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLOCK						•
Internal Oscillator Frequency	fosc	C <sub>OSC</sub> = 1000pF (Note 4)	26	34	43	kHz
Clock Input Current	ICLK	V <sub>CLK</sub> = 0 or 3V		±15	±30	μΑ
Clock Input High	VIH		V <sub>DD</sub> - 0.5	)		V
Clock Input Low	V <sub>IL</sub>				0.5	V
POWER REQUIREMENTS						
Supply Voltage	V <sub>DD</sub>		2.7		3.6	V
Supply Current	I <sub>DD</sub>	Operating mode, no load, IN = OS = COM		2	3.5	mA
Shutdown Current	ISHDN	SHDN = GND, CLK driven from 0 to V <sub>DD</sub>		0.2	1	μΑ
Power-Supply Rejection Ratio	PSRR	Measured at DC		60		dB
SHUTDOWN						
SHDN Input High	V <sub>SDH</sub>		V <sub>DD</sub> - 0.5	)		V
SHDN Input Low	V <sub>SDL</sub>				0.5	V
SHDN Input Leakage Current		$V \overline{SHDN} = 0 \text{ to } V_{DD}$		±0.1	±10	μΑ

#### FILTER CHARACTERISTICS—MAX7401/MAX7405

 $(V_{DD} = +5V \text{ for MAX7401}, V_{DD} = +3V \text{ for MAX7405}; \text{ filter output measured at OUT; } 10k\Omega \parallel 50pF \text{ load to GND at OUT; } \overline{SHDN} = V_{DD}; V_{COM} = V_{OS} = V_{DD}/2; f_{CLK} = 100kHz; T_A = T_{MIN} \text{ to } T_{MAX}; \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	$f_{IN} = 0.5f_{C}$	-1.0	-0.8	-0.6	
Insertion Gain Relative to DC Gain	$f_{IN} = f_C$	-3.3	-3.0	-2.7	dB
	$f_{IN} = 3f_{C}$		-33	-29	UB
	$f_{IN} = 6f_{C}$		-79	-74	

Note 1: The maximum f<sub>C</sub> is defined as the clock frequency, f<sub>CLK</sub> = 100 • f<sub>C</sub>, at which the peak SINAD drops to 68dB with a sinusoidal input at 0.2f<sub>C</sub>.


Note 2: DC insertion gain is defined as  $\Delta V_{OUT}$  /  $\Delta V_{IN}.$ 


Note 3: OS voltages above V<sub>DD</sub> - 1V saturate the input and result in a 75μA typical input leakage current.


Note 4: For MAX7401, fosc (kHz) ≤38 · 103 / Cosc (pF). For MAX7405, fosc (kHz) ≤34 · 103 / Cosc (pF).


# Typical Operating Characteristics


 $(V_{DD} = +5V \text{ for MAX7401}, V_{DD} = +3V \text{ for MAX7405}; f_{CLK} = 100kHz; \overline{SHDN} = V_{DD}; V_{COM} = V_{OS} = V_{DD} / 2; T_{A} = +25^{\circ}C; unless otherwise noted.)$ 



























### Typical Operating Characteristics (continued)

 $(V_{DD} = +5V \text{ for MAX7401}, V_{DD} = +3V \text{ for MAX7405}; f_{CLK} = 100kHz; \overline{SHDN} = V_{DD}; V_{COM} = V_{OS} = V_{DD} / 2; T_{A} = +25^{\circ}C; unless otherwise noted.)$ 












Table A. THD Plus Noise vs. Input Signal Amplitude Test Conditions

TRACE	f <sub>IN</sub> (Hz)	f <sub>C</sub> (kHz)	f <sub>CLK</sub> (kHz)	MEASUREMENT BANDWIDTH (kHz)
А	1000	5	500	80
В	200	1	100	22

### **Pin Description**

PIN	NAME	FUNCTION
1	COM	Common Input. Biased internally at mid-supply. Bypass externally to GND with a 0.1µF capacitor. To override internal biasing, drive with an external supply.
2	IN	Filter Input
3	GND	Ground
4	$V_{DD}$	Positive Supply Input: +5V for MAX7401, +3V for MAX7405
5	OUT	Filter Output
6	OS	Offset Adjust Input. To adjust output offset, bias OS externally. Connect OS to COM if no offset adjustment is needed. Refer to Offset and Common-Mode Input Adjustment section.
7	SHDN	Shutdown Input. Drive low to enable shutdown mode; drive high or connect to V <sub>DD</sub> for normal operation.
8	CLK	Clock Input. To override the internal oscillator, connect to an external clock; otherwise, connect an external capacitor (C <sub>OSC</sub> ) from CLK to GND to set the internal oscillator frequency.

## Detailed Description

The MAX7401/MAX7405 Bessel filters provide low overshoot and fast settling responses. Both parts operate with a 100:1 clock-to-corner frequency ratio and a 5kHz maximum corner frequency.

Lowpass Bessel filters such as the MAX7401/MAX7405 delay all frequency components equally, preserving the shape of step inputs (subject to the attenuation of the higher frequencies). Bessel filters settle quickly—an important characteristic in applications that use a multiplexer (mux) to select an input signal for an analog-to-digital converter (ADC). An anti-aliasing filter placed between the mux and the ADC must settle quickly after a new channel is selected.

Figure 1 shows the difference between Bessel and Butterworth filters when a 1kHz square wave is applied to the filter input. With the filter cutoff frequencies set at 5kHz, trace B shows the Bessel filter response and trace C shows the Butterworth filter response.

#### **Background Information**

Most switched-capacitor filters (SCFs) are designed with biquadratic sections. Each section implements two filtering poles, and the sections are cascaded to produce higher order filters. The advantage to this approach is ease of design. However, this type of design is highly sensitive to component variations if any section's Q is high. An alternative approach is to emulate a passive network using switched-capacitor integrators with summing and scaling. Figure 2 shows a basic 8th-order ladder filter structure.




Figure 1. Bessel vs. Butterworth Filter Response




Figure 2. 8th-Order Ladder Filter Network

A switched-capacitor filter such as the MAX7401/ MAX7405 emulates a passive ladder filter. The filter's component sensitivity is low when compared to a cascaded biquad design because each component affects the entire filter shape, not just one pole-zero pair. In other words, a mismatched component in a biquad design will have a concentrated error on its respective poles, while the same mismatch in a ladder filter design results in an error distributed over all poles.

# Clock Signal

#### External Clock

The MAX7401/MAX7405 family of SCFs is designed for use with external clocks that have a 40% to 60% duty cycle. When using an external clock with these devices, drive CLK with a CMOS gate powered from 0 to  $V_{DD}$ . Varying the rate of the external clock adjusts the corner frequency of the filter as follows:

$$f_C = f_{CLK} / 100$$

#### Internal Clock

When using the internal oscillator, connect a capacitor (Cosc) between CLK and ground. The value of the capacitor determines the oscillator frequency as follows:

$$f_{OSC}(kHz) = \frac{K \cdot 10^3}{C_{OSC}}$$
;  $C_{OSC}$  in pF

where K = 38 for MAX7401 and K = 34 for MAX7405.

Minimize the stray capacitance at CLK so that it does not affect the internal oscillator frequency. Vary the rate of the internal oscillator to adjust the filter's corner frequency by a 100:1 clock-to-corner frequency ratio. For example, an internal oscillator frequency of 100kHz produces a nominal corner frequency of 1kHz.

### Input Impedance vs. Clock Frequencies

The MAX7401/MAX7405's input impedance is effectively that of a switched-capacitor resistor and is inversely proportional to frequency. The input impedance values determined below represent the average input impedance since the input current is not continuous. As a rule, use a driver with an output impedance less than 10% of the filter's input impedance. Estimate the input impedance of the filter using the following formula:

$$Z_{IN} = \frac{1}{\left(f_{CLK} \cdot C_{IN}\right)}$$

where  $f_{CLK} = clock$  frequency and  $C_{IN} = 3.37pF$ .

#### Low-Power Shutdown Mode

These devices feature a shutdown mode that is activated by driving  $\overline{SHDN}$  low. In shutdown mode, the filter's supply current reduces to 0.2µA (typ) and its output becomes high impedance. For normal operation, drive  $\overline{SHDN}$  high or connect to  $\overline{VDD}$ .

### \_Applications Information

#### Offset and Common-Mode Input Adjustment

The voltage at COM sets the common-mode input voltage and is biased at mid-supply with an internal resistor-divider. Bypass COM with a 0.1µF capacitor and connect OS to COM. For applications requiring offset adjustment or DC level shifting, apply an external bias voltage through a resistor-divider network to OS, as shown in Figure 3. (Note: Do not leave OS unconnected.) The output voltage is represented by this equation:

with  $V_{COM} = V_{DD} / 2$  (typical), and where ( $V_{IN} - V_{COM}$ ) is lowpass filtered by the SCF, and  $V_{OS}$  is added at the output stage. See the *Electrical Characteristics* for the voltage range of COM and OS. Changing the voltage on COM or OS significantly from mid-supply reduces the filter's dynamic range.

#### Power Supplies

The MAX7401 operates from a single +5V supply, and the MAX7405 operates from a single +3V supply. Bypass V<sub>DD</sub> to GND with a 0.1 $\mu$ F capacitor. If dual supplies are required ( $\pm 2.5V$  for MAX7401,  $\pm 1.5V$  for MAX7405), connect COM to system ground and connect




Figure 3. Offset Adjustment Circuit

Table 1. Typical Harmonic Distortion

71								
FILTER	fcLK	fc	fin	f <sub>IN</sub> V <sub>IN</sub>		TYPICAL HARMONIC DISTORTION (		ON (dB)
FILTER	(kHz)	(kHz)	) (Hz) (Vp-p)	(Vp-p)	2nd	3rd	4th	5th
MAX7401	100	1	200	4	-91	-83	-90	-93
IVIAX / 40 I	500	5	1000	4	-89	-79	-92	-92
MAYZAOE	100	1	200	2	-87	-83	-87	-88
MAX7405	500	5	1000	1 2	-83	-82	-88	-88




Figure 4. Dual-Supply Operation

GND to the negative supply. Figure 4 shows an example of dual-supply operation. Single- and dual-supply performance are equivalent. For either single- or dual-supply operation, drive CLK and SHDN from GND (V- in dual-supply operation) to VDD. For ±5V dual-supply applications, use the MAX291–MAX297.

#### Input Signal Amplitude Range

The optimal input signal range is determined by observing the voltage level at which the total harmonic distortion plus noise (THD+N) is minimized for a given corner frequency. The *Typical Operating Characteristics* show graphs of the devices' THD+N response as the input signal's peak-to-peak amplitude is varied. These measurements are made with OS and COM biased at midsupply.

#### Anti-Aliasing and Post-DAC Filtering

When using the MAX7401/MAX7405 for anti-aliasing or post-DAC filtering, synchronize the DAC and the filter clocks. If the clocks are not synchronized, beat frequencies may alias into the passband.

The high clock-to-corner frequency ratio (100:1) also eases the requirements of pre- and post-SCF filtering. At the input, a lowpass filter prevents the aliasing of frequencies around the clock frequency into the passband. At the output, a lowpass filter attenuates the clock feedthrough.

A high clock-to-corner frequency ratio allows a simple RC lowpass filter, with the cutoff frequency set above the SCF corner frequency, to provide input anti-aliasing and reasonable output clock attenuation.


#### **Harmonic Distortion**

Harmonic distortion arises from nonlinearities within the filter. These nonlinearities generate harmonics when a pure sine wave is applied to the filter input. Table 1 lists the MAX7401/MAX7405's typical harmonic-distortion values with a  $10k\Omega$  load at  $T_A = +25^{\circ}C$ .


\_Chip Information

**TRANSISTOR COUNT: 1116** 

Package Information



Package Information (continued)



	INC	INCHES		1ETERS
	MIN	MAX	MIN	MAX
Α		0.200		5.08
Α1	0.015		0.38	
A2	0.125	0.175	3.18	4.45
АЗ	0.055	0.080	1.40	2.03
В	0.016	0.022	0.41	0.56
B1	0.045	0.065	1.14	1.65
С	0.008	0.012	0.20	0.30
D1	0.005	0.080	0.13	2.03
Ε	0.300	0.325	7.62	8.26
E1	0.240	0.310	6.10	7.87
е	0.100		2.54	
eΑ	0.300		7.62	
еΒ		0.400		10.16
L	0.115	0.150	2.92	3.81

	INCHE2		MILLIME FK2			
	MIN	MAX	MIN	MAX	N	MS001
D	0.348	0.390	8.84	9.91	8	AΒ
D	0.735	0.765	18.67	19.43	14	AC
D	0.745	0.765	18.92	19.43	16	AA
D	0.885	0.915	22.48	23.24	18	AD
D	1.015	1.045	25.78	26.54	20	ΑE
D	1.14	1.265	28.96	32.13	24	ΑF
D	1.360	1.380	34.54	35.05	28	*5

- NOTES:

  1. D&E DO NOT INCLUDE MOLD FLASH
  2. MOLD FLASH OR PROTRUSIONS NOT
  TO EXCEED 15mm (.006')
  3. CONTROLLING DIMENSION: MILLIMETER
  4. MEETS JEDEC MS001-XX AS SHOWN
  IN ABDVE TABLE
  5. SIMILIAR TO JEDEC MO-058AB
  6. N = NUMBER OF PINS

PACKAGE FAMILY DUTLINE: PDIP .300" 21-0043 A

**NOTES**