## Secure SerialFlash

## FEATURES

－64－bit Password Security
－Five 64－bit Passwords for Read，Program and Reset
－ 8192 Byte＋32 Byte Password Protected Arrays
－Seperate Read Passwords
－Seperate Write Passwords
—Reset Password
－Programmable Passwords
－Retry Counter Register
－Allows 8 tries before clearing of both arrays
－Password Protected Reset
－32－bit Response to Reset（RST Input）
－ 32 byte Sector Program
－400kHz Clock Rate
－ 2 wire Serial Interface
－Low Power CMOS
－2．0 to 5.5 V operation
－Standby current Less than $1 \mu \mathrm{~A}$
－Active current less than 3 mA
－High Reliability Endurance：
－100，000 Write Cycles
－Data Retention： 100 years
－Available in：
－8 lead EIAJ SOIC
－SmartCard Module

## DESCRIPTION

The X76F641 is a Password Access Security Supervisor， containing one 65536 －bit Secure SerialFlash array and one 256 －bit Secure SerialFlash array．Access to each memory array is controlled by five 64－bit passwords each．These passwords protect read and write opera－ tions of the memory array．A separate RESET password is used to reset the passwords and clear the memory arrays in the event the read and write passwords are lost．

The X76F641 features a serial interface and software protocol allowing operation on a popular two wire bus． The bus signals are a clock Input（SCL）and a bidirec－ tional data input and output（SDA）．

The X76F641 also features a synchronous response to reset providing an automatic output of a hard－wired 32 －bit data stream conforming to the industry standard for memory cards．
The X76F641 utilizes Xicor＇s proprietary Direct Write ${ }^{\text {TM }}$ cell，providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years．

## Functional Diagram



## PIN DESCRIPTIONS

## Serial Clock (SCL)

The SCL input is used to clock all data into and out of the device.

## Serial Data (SDA)

SDA is a true three state serial data input/output pin. During a read cycle, data is shifted out on this pin. During a write cycle, data is shifted in on this pin. In all other cases, this pin is in a high impedance state.

## Reset (RST)

RST is a device reset pin. When RST is pulsed high the X76F641 will output 32 bits of fixed data which conforms to the standard for "synchronous response to reset". The part must not be in a write cycle for the response to reset to occur. See Figure 11. If there is power interrupted during the Response to Reset, the response to reset will be aborted and the part will return to the standby state. The response to reset is "mask programmable" only!

## DEVICE OPERATION

There are two primary modes of operation for the X76F641; Protected READ and protected WRITE. Protected operations must be performed with one of four 8 -byte passwords.

The basic method of communication for the device is generating a start condition, then transmitting a command, followed by the correct password. All parts will be shipped from the factory with all passwords equal to ' 0 '. The user must perform ACK Polling to determine the validity of the password, before starting a data transfer (see Acknowledge Polling.) Only after the correct password is accepted and a ACK polling has been performed, can the data transfer occur.

To ensure the correct communication, RST must remain LOW under all conditions except when running a "Response to Reset sequence".
Data is transferred in 8-bit segments, with each transfer being followed by an ACK, generated by the receiving device.
If the X76F641 is in a nonvolatile write cycle a "no ACK" (SDA=High) response will be issued in response to loading of the command byte. If a stop is issued prior to the nonvolatile write cycle the write operation will be terminated and the part will reset and enter into a standby mode.

## PIN NAMES

| Symbol | Description |
| :--- | :--- |
| SDA | Serial Data Input/Output |
| SCL | Serial Clock Input |
| RST | Reset Input |
| Vcc | Supply Voltage |
| Vss | Ground |
| NC | No Connect |

## PIN CONFIGURATION



After each transaction is completed, the X76F641 will reset and enter into a standby mode. This will also be the response if an unsuccessful attempt is made to access a protected array.

## X76F641

Figure 1. X76F641 Device Operation


## Retry Counter

The X76F641 contains a retry counter. The retry counter allows 8 accesses with an invalid password before any action is taken. The counter will increment with any combination of incorrect passwords. If the retry counter overflows, all memory areas are cleared and the device is locked by preventing any read or write array password matches. The passwords are unaffected. If a correct password is received prior to retry counter overflow, the retry counter is reset and access is granted. In order to reset the operation of a locked up device, a special reset command must be used with a RESET password.

## Device Protocol

The X76F641 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as a receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X76F641 will be considered a slave in all applications.

## Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figure 2 and Figure 3.

## Start Condition

All commands are preceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X76F641 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met.

A start may be issued to terminate the input of a control byte or the input data to be written. This will reset the device and leave it ready to begin a new read or write command. Because of the push/pull output, a start cannot be generated while the part is outputting data. Starts are inhibited while a write is in progress.

## Stop Condition

All communications must be terminated by a stop condition. The stop condition is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to reset the device during a command or data input sequence and will leave the device in the standby power mode. As with starts, stops are inhibited when outputting data and while a write is in progress.

## Acknowledge

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data.

The X76F641 will respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write condition have been selected, the X76F641 will respond with an acknowledge after the receipt of each subsequent eight-bit word.

## Reset Device Command

The reset device command is used to clear the retry counter and reactivate the device. When the reset device command is used prior to the retry counter overflow, the retry counter is reset and no arrays or passwords are affected. If the retry counter has overflowed, all memory areas are cleared and all commands are blocked and the retry counter is disabled. Issuing a valid reset device command (with reset password) to the device resets and re-enables the retry counter and re-enables the other commands. Again, the passwords are not affected.

## Reset Password Command

A reset password command will clear both arrays and set all passwords to all zero.

## X76F641

Figure 2. Data Validity


Figure 3. Definition of Start and Stop Conditions


Table 1. X76F641 Instruction Set

| 1st Byte <br> after Start | 1st Byte <br> after <br> Password | 2nd Byte <br> after <br> Password | Command Description | Password <br> used |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10000000 | High Address | Low address | Read (Array 0) | Read 0 |  |  |  |  |
| 10001000 | High Address | Low address | Read (Array 1) | Read 1 |  |  |  |  |
| 10010000 | High Address | Low address | Sector Write (Array 0) | Write 0 |  |  |  |  |
| 10011000 | High Address | Low address | Sector Write (Array 1) | Write 1 |  |  |  |  |
| 10100000 | 00000000 | 00000000 | Change Read 0 Password | Read 0 |  |  |  |  |
| 10101000 | 00000000 | 00000000 | Change Read 1 Password | Read 1 |  |  |  |  |
| 10110000 | 00000000 | 00000000 | Change Write 0 Password | Write 0 |  |  |  |  |
| 10111000 | 00000000 | 00000000 | Change Write 1 Password | Write 1 |  |  |  |  |
| 11000000 | 00000000 | 00000000 | Change Reset Password | Reset |  |  |  |  |
| 11100000 | not used | not used | Reset Password Command | Reset |  |  |  |  |
| 11101000 | not used | not used | Reset Device Command | Reset |  |  |  |  |
| 1110000 | not used | not used | ACK Polling command (Ends Password operation) | None |  |  |  |  |
| All the rest |  |  |  |  |  |  | Reserved |  |

Notes: Illegal command codes will be disregarded. The part will respond with a "no-ACK" to the illegal byte and then return to the standby mode. All write/read operations require a password.

## X76F641

## PROGRAM OPERATIONS

## Sector Programming

The sector program mode requires issuing the 8 -bit write command followed by the password, password Ack command, the address and then the data bytes transferred as illustrated in figure 4 . Up to 32 bytes may be transferred. After the last byte to be transferred is acknowledged a stop condition is issued which starts the nonvolatile write cycle.

Figure 4. Sector Programming


## X76F641

## ACK Polling

Once a stop condition is issued to indicate the end of the host's write sequence, the X76F641 initiates the internal nonvolatile write cycle. In order to take advantage of the typical 5 ms write cycle, ACK polling can begin immediately. This involves issuing the start condition followed by the new command code of 8 bits (1st byte of the protocol.) If the X76F641 is still busy with the nonvolatile write operation, it will issue a "no-ACK" in response. If the nonvolatile write operation has completed, an "ACK" will be returned and the host can then proceed with the rest of the protocol.


7025 FM 08

After the password sequence, there is always a nonvolatile write cycle. This is done to discourage random guesses of the password if the device is being tampered with. In order to continue the transaction, the X76F641
requires the master to perform an ACK polling with the specific code of FOh. As with regular Acknowledge polling the user can either time out for 10 ms , and then issue the ACK polling once, or continuously loop as described in the flow.


If the password that was inserted was correct, then an "ACK" will be returned once the nonvolatile cycle is over, in response to the ACK polling cycle immediately following it.
If the password that was inserted was incorrect, then a "no ACK" will be returned even if the nonvolatile cycle is over. Therefore, the user cannot be certain that the password is incorrect until the 10 ms write cycle time has elapsed.

## X76F641

Figure 5. Acknowledge Polling


## READ OPERATIONS

Read operations are initiated in the same manner as write operations but with a different command code.

## Random Read

The master issues the start condition and a Read instruction and password, performs a Password Ack Polling, then issues the word address. Once the password has been acknowledged and first byte has been read, another start can be issued followed by a new 8 -bit address. Random reads are allowed, but only the low order 8 bits can change. This limits random reads to a 256 byte block. Therefore, with a single password cycle only a 256 byte block of array 0 may be accessed randomly. To randomly access another block of array 0 , a stop must be issued followed by a new command/address/password sequence. A random read of the array 1 can access all locations without another password command sequence.

## Sequential Read

The host can read sequentially within an array after the password acceptance sequence. The data output is sequential, with the data from address $n$ followed by the data from $n+1$. The address counter for read operations increments all address bits, allowing the entire memory array contents to be serially read during one operation. At the end of the address space (address 1FFFh for array 0 , 1Fh for array 1 ), the counter "rolls over" to address 0 and the X76F641 continues to output data for each acknowledge received. Refer to figure 7 for the address, acknowledge and data transfer sequence. An acknowledge must follow each 8 -bit data transfer. After the last bit has been read, a stop condition is generated without a preceding acknowledge.

Figure 6. Random Read


## X76F641

Figure 7. Sequential Read


If ACK, then
Password Matches


7025 FM 12

## PASSWORDS

The sequence in Figure 8 shows how to change (program) the passwords. The programming of passwords is done twice prior to the nonvolatile write cycle in order to verify that the new password is consistent. After the eight bytes are entered in the second pass, a comparison takes place. A mismatch will cause the part to reset and enter into the standby mode.

Data ACK polling can be used to determine if a password has been loaded correctly, however the data ACK command must be issued less than 2 ms after the stop bit.

After this time, it cannot be determined if the password has been loaded correctly, without trying the new password. To determine if the new password has been loaded correctly the data ACK polling command is issued immediately following the stop bit. If it returns an ACK, then the two passes of the new password entry do not match. If it returns a "no ACK" then the passwords match and a high voltage cycle is in progress. The high voltage cycle is complete when a subsequent data ACK command returns an "ACK".

There is no way to read any of the passwords.

Figure 8. Change Passwords


## X76F641

Figure 9. Reset Password


## Figure 10. Reset Device



## RESPONSE TO RESET (DEFAULT = 1941 AA 55)

The ISO Response to reset is controlled by the RST and CLK pins. When RST is pulsed high during a clock pulse, the device will output 32 bits of data, one bit per clock, and it resets to the standby state. This conforms to the ISO standard for "synchronous response to reset". The part must not be in a write cycle for the response to reset to occur.

After initiating a nonvolatile write cycle the RST pin must not be pulsed until the nonvolatile write cycle is complete. If not, the ISO response will not be activated. If the RST
is pulsed HIGH and the CLK is within the RST pulse (meet the $\mathrm{t}_{\mathrm{NOL}}$ spec.) in the middle of an ISO transaction, it will output the 32 bit sequence again (starting at bit 0 ). Otherwise, this aborts the ISO operation and the part returns to standby state. If the RST is pulsed HIGH and the CLK is outside the RST pulse (in the middle of an ISO transaction), this aborts the ISO operation and the part returns to standby state.
If there is power interrupted during the Response to Reset, the response to reset will be aborted and the part will return to the standby state. A Response to Reset is not available during a nonvolatile write cycle.

Figure 11. Response to RESET (RST)


## ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias

$\qquad$
Storage Temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on any Pin with
Respect to $\mathrm{V}_{\mathrm{SS}}$
$\qquad$-1 V to +7 V
D.C. Output Current ..... 5 mA
Lead Temperature
(Soldering, 10 seconds) ..... $300^{\circ} \mathrm{C}$

RECOMMENDED OPERATING CONDITIONS

| Temp | Min. | Max. |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ | $+70^{\circ} \mathrm{C}$ |
| Extended | $-20^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |


| Supply Voltage | Limits |
| :---: | :---: |
| X76F641 | 4.5 V to 5.5 V |
| $\mathrm{X} 76 \mathrm{~F} 641-2.0$ | 2.0 V to 3.6 V |

## *COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## X76F641

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

| Symbol | Parameter | Limits |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current <br> (Read) |  | 1 | mA | $\begin{aligned} & \mathrm{f}_{\mathrm{SCL}}=\mathrm{V}_{\mathrm{CC}} \times 0.1 / \mathrm{V}_{\mathrm{CC}} \times 0.9 \text { Levels } @ 400 \mathrm{KHz}, \\ & \mathrm{SDA}=\mathrm{Open} \\ & \mathrm{RST}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |
| $\mathrm{ICC2}^{(3)}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Write) |  | 3 | mA | $\begin{aligned} & \mathrm{f}_{S C L}=\mathrm{V}_{\mathrm{CC}} \times 0.1 / \mathrm{V}_{\mathrm{CC}} \times 0.9 \text { Levels } @ 400 \mathrm{KHz}, \\ & S D A=O p e n \\ & R S T=V_{S S} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{SB} 1}{ }^{(1)}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Standby) |  | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{CC}} \times 0.1, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}} \times 0.9 \\ & \mathrm{f}_{\mathrm{SCL}}=400 \mathrm{KHz}, \mathrm{f}_{\mathrm{SDA}}=400 \mathrm{KHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{SB} 2}{ }^{(1)}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Standby) |  | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SDA}}=\mathrm{V}_{\mathrm{SCC}}=\mathrm{V}_{\mathrm{CC}} \\ & \text { Other }=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \end{aligned}$ |
| LII | Input Leakage Current |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| Lo | Output Leakage Current |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ |
| $\mathrm{V}_{\mathrm{IL} 1}{ }^{(2)}$ | Input LOW Voltage | -0.5 | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ | V | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH} 1^{(2)}}$ | Input HIGH Voltage | $\mathrm{V}_{C C} \times 0.7$ | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IL2}}{ }^{(2)}$ | Input LOW Voltage | -0.5 | $V_{C C} \times 0.1$ | V | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH} 2}{ }^{(2)}$ | Input HIGH Voltage | $\mathrm{V}_{C C} \times 0.9$ | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ |

CAPACITANCE $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| Symbol | Test | Max. | Units | Conditions |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{OUT}}{ }^{(3)}$ | Output Capacitance (SDA) | 8 | pF | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{IN}}{ }^{(3)}$ | Input Capacitance (RST, SCL) | 6 | pF | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |

NOTES: (1) Must perform a stop command after a read command prior to measurement
(2) $\mathrm{V}_{\mathrm{IL}}$ min. and $\mathrm{V}_{\mathrm{IH}}$ max. are for reference only and are not tested.
(3) This parameter is periodically sampled and not $100 \%$ tested.

## EQUIVALENT A.C. LOAD CIRCUIT



## A.C. TEST CONDITIONS

| Input Pulse Levels | $\mathrm{V}_{\mathrm{CC}} \times 0.1$ to $\mathrm{V}_{\mathrm{CC}} \times 0.9$ |
| :--- | :---: |
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Level | $\mathrm{V}_{\mathrm{CC}} \times 0.5$ |
| Output Load | 100 pF |
| 7002 FM To9 |  |

## X76F641

## AC CHARACTERISTICS

AC Specifications (Over the recommended operating conditions)

| Symbol | Parameter | Min | Typ ${ }^{(1)}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCL }}$ | SCL Clock Frequency | 0 |  | 400 | KHz |
| $\mathrm{tiN}^{(1)}$ | Pulse width of spikes which must be suppressed by the input filter | 50 | 100 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | SCL LOW to SDA Data Out Valid | 0.1 | 0.3 | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {BuF }}$ | Time the bus must be free before a new transmit can start | 1.3 |  |  | $\mu \mathrm{s}$ |
| tow | Clock LOW Time | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | Clock HIGH Time | 0.6 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU: }}$ STA | Start Condition Setup Time | 0.6 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD: }}$ STA | Start Condition Hold Time | 0.6 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU:DAT }}$ | Data In Setup Time | 100 |  |  | ns |
| $\mathrm{t}_{\text {HD: }}$ DAT | Data In Hold Time | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Su: }}$ Sto | Stop Condition Setup Time | 0.6 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Output Hold Time | 50 | 300 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | SDA and SCL Rise Time | $20+0.1 \times \mathrm{Cb}^{(2)}$ |  | 300 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | SDA and SCL Fall Time | $20+0.1 \times \mathrm{C}_{\mathrm{b}}{ }^{(2)}$ |  | 300 | ns |
| $\mathrm{f}_{\text {SCL_RST }}$ | SCL Clock Frequency during Response to Reset |  |  | 400 | kHz |
| $\mathrm{t}_{\text {SR }}$ | Device Select to RST active | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{NOL}}$ | RST to SCL Non-Overlap | 500 |  |  | ns |
| $\mathrm{t}_{\text {RST }}$ | RST High Time | 2.25 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU:RST }}$ | Response to Reset Setup Time | 1.25 |  |  | $\mu \mathrm{s}$ |
| tlow_RST | Clock LOW during Response to Reset | 1.25 |  |  | $\mu \mathrm{s}$ |
| thigh_RSt | Clock HIGH during Response to Reset | 1.25 |  |  | $\mu \mathrm{s}$ |
| trdv | RST LOW to SDA Valid During Response to Reset | 0 |  | 500 | ns |
| $\mathrm{t}_{\text {cDV }}$ | CLK LOW to SDA Valid During Response to Reset | 0 |  | 500 | ns |
| $\mathrm{t}_{\text {DHZ }}$ | Device Deselect to SDA high impedance | 0 |  | 500 | ns |

Notes: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$
Notes: 2. $\mathrm{C}_{\mathrm{b}}=$ Total Capacitance of one bus line in pf.

X76F641

## RESET AC SPECIFICATIONS

## Power Up Timing

| Symbol | Parameter | Min. | Typ $^{(2)}$ | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| t $_{\text {PUR }}{ }^{(1)}$ | Time from Power Up to Read |  |  | 1 | mS |
| t $_{\text {PUW }}{ }^{(1)}$ | Time from Power Up to Write |  |  | 5 | mS |

7025 FM T11
Notes: 1. Delays are measured from the time $\mathrm{V}_{\mathrm{CC}}$ is stable until the specified operation can be initiated. These parameters are periodically sampled and not $100 \%$ tested.
2. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

## Nonvolatile Write Cycle Timing

| Symbol | Parameter | Min. | Typ.(1) | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{WC}}{ }^{(1)}$ | Write Cycle Time |  | 5 | 10 | mS |

Notes: 1. $t_{W C}$ is the time from a valid stop condition at the end of a write sequence to the end of the self-timed internal nonvolatile write cycle. It is the minimum cycle time to be allowed for any nonvolatile write by the user, unless Acknowledge Polling is used.

## TIMING DIAGRAMS

## Bus Timing



## Write Cycle Timing



## X76F641

## RST Timing Diagram - Response to a Synchronous Reset



RST $\qquad$

CLK


GUIDELINES FOR CALCULATING TYPICAL VALUES OF BUS PULL UP RESISTORS


8-LEAD PLASTIC, 0.200 " WIDE SMALL OUTLINE GULLWING PACKAGE TYP "A" (EIAJ SOIC)

$\frac{0}{8}$ REF


NOTE:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH


## 35mm TAPE



NOTE: ALL MEASUREMENTS IN MILLIMETERS

## X76F641

## ORDERING INFORMATION

##  <br> Blank $=5 \mathrm{~V} \pm 10 \%$ <br> $2.0=2.0 \mathrm{~V}$ to 3.6 V <br> Temperature Range <br> Blank $=$ Commercial $=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> $\mathrm{E}=$ Extended $=-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Package <br> A = 8-Lead SOIC (EIAJ) <br> H = Die in Waffle Packs <br> W = Die in Wafer Form <br> X = Smart Card Module

## LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

## U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

## LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurence.
Xicor's products are not authorized for use in critical components in life support devices or systems.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
