

19-3257; Rev 0; 4/04

EVALUATION KIT AVAILABLE



4A Ultra-Low-Input-Voltage LDO Regulators

General Description


The MAX8556/MAX8557 low-dropout linear regulators operate from input voltages as low as 1.425V and are able to deliver up to 4A of continuous output current with a typical dropout voltage of only 100mV. The output voltage is adjustable from 0.5V to V_{IN} - 0.2V.

Designed with an internal p-channel MOSFET pass transistor, the MAX8556/MAX8557 maintain a low 800µA typical supply current, independent of the load current and dropout voltage. Using a p-channel MOSFET eliminates the need for an additional external supply or a noisy internal charge pump. Other features include a logic-controlled shutdown mode, built-in soft-start, short-circuit protection with foldback current limit, and thermal-overload protection. The MAX8556 features a POK output that transitions high when the regulator output is within ±10% of its nominal output voltage. The MAX8557 offers a power-on reset output that transitions high 140ms after the output has achieved 90% of its nominal output voltage.

The MAX8556/MAX8557 are available in a 16-pin thin QFN 5mm x 5mm package with exposed paddle.

Applications

Servers and Storage Devices Networking Base Stations Optical Modules Point-of-Load Supplies ATE



_Typical Operating Circuit


Features

- 1.425V to 3.6V Input Voltage Range
- Guaranteed 4A Output Current
- ±1% Output Accuracy Over Load/Line/ Temperature
- 100mV Dropout at 4A Load (typ)
- Built-In Soft-Start
- ♦ 800µA (typ) Operating Supply Current
- ♦ 150µA (max) Shutdown Supply Current
- Short-Circuit Current Foldback Protection
- Thermal-Overload Protection
- ±10% Power-OK (MAX8556)
- 140ms Power-On Reset Output (MAX8557)
- Fast Transient Response
- 16-Pin Thin QFN 5mm x 5mm Package

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	FEATURE
MAX8556ETE	-40°C to +85°C	16 Thin QFN 5mm X 5mm	POK
MAX8557ETE	-40°C to +85°C	16 Thin QFN 5mm X 5mm	POR

Pin Configuration



_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at

ABSOLUTE MAXIMUM RATINGS

IN, EN, POK, POR to GND	0.3V to +4V
FB, OUT to GND	0.3V to (V _{IN} + 0.3V)
Output Short-Circuit Duration	Continuous
Continuous Power Dissipation ($T_A = +70$	°C)
16-Pin Thin QFN (derate 33.3mW/°C	
above +70°C) (Note 1)	2666.7mW

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: Maximum power dissipation is obtained using JEDEC JESD51-5 and JESD51-7 standards.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{EN} = V_{IN} = 1.8V, V_{OUT} = 1.5V, I_{OUT} = 2mA, T_A = -40^{\circ}C$ to $+85^{\circ}C$, typical values are at $T_A = +25^{\circ}C$, unless otherwise noted. Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS		
IN	-		•				
Input Voltage Range		1.425		3.600	V		
	V _{IN} rising, 70mV hysteresis		1.30	1.35	1.40	V	
Input Undervoltage Lockout	V _{IN} falling		1.23	1.28	1.33	V	
OUT							
Output Voltage Range			0.5		3.4	V	
Load Regulation	$I_{OUT} = 2mA$ to $4A$			0.1		%/A	
Line Regulation	V_{IN} = 1.425V to 3.6V, V_{OUT} = 1.225V		-0.15	0	+0.15	%/V	
Dropout Voltage	$V_{IN} = 1.425V, I_{OUT} = 4A, V_{FB} = 480mV$			100	200	mV	
Regulated Output-Voltage Current Limit	$V_{IN} = 3.6V, V_{OUT} = 3V, V_{FB} = 460mV$	5	7	9	A		
Load Capacitance	ESR < 50mA	16		120	μF		
FB							
FB Threshold Accuracy (Note 3)	$V_{OUT} = 1.225V$ to 3V, $V_{IN} = V_{OUT} + 0.2V$ $I_{OUT} = 2mA$ to 4A	495	500	505	mV		
FB Input Bias Current	$V_{FB} = 0.5V, V_{IN} = 3.6V$		0.001	1	μA		
GND							
GND Supply Current	$V_{IN} = 1.425V$ to 3.6V, $V_{OUT} = 1.225V$			800	1600		
Dropout, $V_{IN} = 3.6V$, $V_{FB} = 480mV$				1000	2000	μA	
GND Shutdown Current	$V_{IN} = 3.6V, EN = GND$			150	μA		
РОК							
FB Power-OK Fault Threshold	FB moving out of regulation,		540	550	560	mV	
	V_{IN} = 1.425V to 3.6V, 10mV hysteresis	FB low	440	450	460	1117	
POK Output Voltage, Low	$V_{FB} = 0.4V \text{ or } 0.6V, I_{POK} = 2mA$			25	200	mV	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{EN} = V_{IN} = 1.8V, V_{OUT} = 1.5V, I_{OUT} = 2mA, T_A = -40^{\circ}C$ to $+85^{\circ}C$, typical values are at $T_A = +25^{\circ}C$, unless otherwise noted. Note 2)


PARAMETER	CONDITION	MIN	TYP	MAX	UNITS			
POK Output Current, High	V _{POK} = 3.6V V _{FB} = 0.5		0.001	1	μΑ			
POK Delay Time	From FB rising to POK high			25	50	100	μs	
EN								
Enable Input Threaded		E	EN rising			1.25	N	
Enable Input Threshold	V _{IN} = 1.425V to 3.6V		EN falling	0.4			V	
Enable Input Bias Current	$V_{EN} = 0V \text{ or } 3.6V$			-1		+1	μΑ	
THERMAL SHUTDOWN								
Thermal Chutdown Threehold	Output as and off			+160		°C		
Thermal-Shutdown Threshold	nermal-Shutdown Threshold Output on and off TJ falling				+115		C	
POR								
FB Power-On Reset Fault Threshold	FB falling, $V_{IN} = 1.425V$ to 3.6V, 10	OmV hyste	eresis	440	450	460	mV	
POR Output Voltage, Low	$V_{FB} = 0.4V$, $I_{POR} = 2mA$				25	200	mV	
POR Output Current, High	V _{POR} = 3.6V, V _{FB} = 0.5V				0.001	1	μA	
POR Rising Delay Time	FB rising to POR high impedance			100	140	200	ms	
SOFT-START								
Soft-Start Time					100		μs	

Note 2: Specifications to -40°C are guaranteed by design and not production tested.


Note 3: Minimum supply voltage for output accuracy must be at least 1.425V.

Typical Operating Characteristics


 $(V_{EN} = V_{IN} = +1.8V, V_{OUT} = +1.5V, I_{OUT} = 4A, C_{OUT} = 20\mu$ F, $C_{IN} = 20\mu$ F, and $T_A = +25^{\circ}$ C, unless otherwise noted.)







/N/IXI/N



6.8 6.6

6.4 6.2 6.0 -40

-15

10

TEMPERATURE (°C)

35

60

85


5A/div

IOUT

100µs/div

Pin Description

PIN	NAME	FUNCTION
1–6	IN	LDO Input. Connect to a 1.425V to 3.6V input voltage. Bypass with a 22µF ceramic capacitor to GND.
7–11	OUT	LDO Output. Bypass with 2 x 10 μ F ceramic capacitors to GND. A smaller capacitance can be used if the maximum load current is less than 4A.
12	POK (MAX8556)	Power-OK Output. Open-drain output that pulls low when V_{OUT} is outside ±10% of the expected regulation voltage or when EN is low. POK is high impedance when V_{OUT} is within ±10% of the nominal output voltage. Connect a resistor from POK to a logic supply of less than 3.6V.
12	POR (MAX8557)	Power-On Reset. Open-drain output goes high impedance 140ms after the output is above 90% of its nominal regulation voltage. POR pulls low immediately after an output fault or when EN is low. Connect a resistor from POR to a logic supply of less than 3.6V.
13	FB	Feedback Input. V_{FB} is regulated to 0.5V. Connect to the center tap of a resistor-divider from output to GND to set the desired output voltage.
14	GND	Ground
15	N.C.	Connect to GND or Floating
16	EN	Enable Input. Connect to GND or a logic low to shut down the device. Connect to IN or a logic high for normal operation.
EP	_	Exposed Paddle. Connect to GND and to a ground plane for heatsinking.



_Block Diagram

Detailed Description

The MAX8556/MAX8557 low-dropout linear regulators are capable of delivering up to 4A from low-input voltage supplies ranging from 1.425V to 3.6V with only 200mV of dropout (max). The PMOS output stage can be driven from input voltages down to 1.425V without sacrificing stability or transient performance. Supply current is not a significant function of load or input headroom because this regulator has a PMOS output device.

The MAX8556/MAX8557 are fully protected from an output short circuit by current-limiting and thermal-overload circuitry. The low-power shutdown mode reduces supply current to 0.2μ A (typ) to maximize battery life in portable applications. The MAX8556 includes an opendrain power-OK signal (POK) that goes high when the regulator output is within $\pm 10\%$ of its nominal output voltage. The MAX8557 includes an open-drain power-on-reset output (POR) that goes high 140ms after the output has risen above 90% of its nominal value.

Internal P-Channel Pass Transistor

The MAX8556/MAX8557 feature a $25m\Omega$ p-channel MOSFET pass transistor. Unlike similar designs using pnp pass transistors, p-channel MOSFETs require no base drive, which reduces quiescent current; pnp-based regulators also waste considerable current in dropout when the pass transistor saturates, and use high base-drive currents under large loads. The MAX8556/MAX8557 do not suffer from these problems and consume only 800µA (typ) of quiescent current under heavy loads, as well as in dropout.

Short-Circuit/Thermal Fault Protection

The MAX8556/MAX8557 are fully protected from output short circuits through current-limiting and thermal-overload circuitry. When the output is shorted to ground, the output current is foldback limited to 3A (max). Under these conditions, the device quickly heats up. When the junction temperature reaches +160°C, the thermaloverload circuitry turns off the output, allowing the device to cool. When the junction cools to +115°C, the output turns back on and attempts to establish regulation. Current limiting and thermal protection continue until the fault is removed.

Shutdown Mode

The MAX8556/MAX8557 feature a low-power shutdown mode that reduces quiescent current to $0.2\mu A$ (typ). Drive EN low to disable the voltage reference, error amplifier, gate-drive circuitry, and pass transistor, and pull the output low with 5k impedance. Drive EN high or connect to IN for normal operation.

Power-OK Output (POK, MAX8556 Only)

The MAX8556 features a power-OK (POK) output to indicate the status of the output. POK is high impedance when the regulator output is within $\pm 10\%$ of its nominal output voltage. If the output voltage falls/rises outside this range or the IC experiences thermal fault, POK is internally pulled low. This open-drain output requires an external pullup resistor to V_{IN} or another logic supply below 3.6V. For glitch immunity, an internal delay circuit prevents the output from switching for 50µs (typ) after the trip threshold is initially reached. POK is low when the IC is in shutdown mode.

Power-On Reset (POR, MAX8557 Only) The MAX8557 features a power-on reset output that goes high impedance 140ms (typ) after the output reaches 90% of its nominal value. This open-drain output requires an external pullup resistor to V_{IN} or another logic supply less than 3.6V. When the output falls below 90% of the nominal output voltage or the IC experiences a thermal fault, POR immediately transitions low. POR is low when the IC is in shutdown mode.

Operating Region and Power Dissipation The maximum power dissipation depends on the thermal resistance of the IC package and the circuit board, the temperature difference between the die junction and ambient air, and the rate of ambient airflow. The power dissipated by the IC is $P = I_{OUT} \times (V_{IN} - V_{OUT})$. Proper PC board layout can increase the allowed power dissipation by dissipating heat in the board instead of the package. See the *Thermal Considerations in PC Board Layout* section for more details.

Applications Information

Output Voltage Selection

The MAX8556/MAX8557 feature an adjustable output voltage from 0.5V to 3.4V. Set the output voltage using an external resistor-divider from the output to GND with FB connected to the center tap as shown in Figures 1 and 2. Choose R3 \leq 1k Ω for light-load stability. Determine R2 using the following equation:

$$R2 = R3 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$

where V_{OUT} is the desired output voltage and V_{FB} is 0.5V.

Capacitor Selection and Regulator Stability

Capacitors are required at the MAX8556/MAX8557 inputs and outputs for stable operation over the full temperature range and with load currents up to 4A. Connect 2 x 10µF capacitors between IN and GND and 2 x 10µF low equivalent-series-resistance (ESR) capacitors between OUT and GND. The input capacitor (CIN) lowers the source impedance of the input supply. If the MAX8556/MAX8557s' input is close to the output of the source supply, a smaller input capacitance can be used. Otherwise, 2 x 10µF ceramic input capacitors are recommended. The output capacitor's (COUT) ESR affects output noise and may affect output stability. Use output capacitors with an ESR of 0.05Ω or less to ensure stability and optimum transient dropout. For good output transient performance, use the following formula to select a minimum output capacitance:

COUT = IOUT(MAX) X 1µF / 200mA

Noise, PSRR, and Transient Response

The MAX8556/MAX8557 are designed to operate with low dropout voltages and low quiescent currents while still maintaining low noise, good transient response, and high AC rejection (see the *Typical Operating Characteristics* for a plot of Power-Supply Rejection Ratio (PSRR) vs. Frequency). When operating from noisy sources, improved supply-noise rejection and transient response can be achieved by increasing the values of the input and output bypass capacitors and through passive filtering techniques. The MAX8556/ MAX8557 load-transient response graphs (see the




Figure 1. MAX8556 Typical Application Circuit




Figure 2. MAX8557 Typical Application Circuit

Typical Operating Characteristics) show two components of the output response: a DC shift from the output impedance due to the load current change, and the transient response. A typical transient overshoot for a step change in the load current from 40mA to 4A is 40mV. Use an output capacitance from 20μ F to 120μ F to attenuate the overshoot.

Thermal Considerations in PC Board Layout

How much power the package can dissipate strongly depends on the mounting method of the IC to the PC board and the copper area for cooling. Using the JEDEC test standard, the maximum power dissipation allowed in the package is 2667mW. This data is obtained with +70°C ambient temperature and +150°C maximum junction temperature. The test board has dimensions of 3in x 3in with four layers of 2oz copper and FR-4 material with 62mil finished thickness. Nine thermal vias are used under the thermal paddle with a diameter of 12mil and 1mil plated copper thickness. Top and bottom layers are used to route the traces. Two middle layers are solid copper and isolated from the nine thermal vias.

More power dissipation can be handled by the package if great attention is given during PC board layout. For example, using the top and bottom copper as a heatsink and connecting the thermal vias to one of the middle layers (GND) transfers the heat from the package into the board more efficiently, resulting in lower junction temperature at high power dissipation in some MAX8556/MAX8557 applications. Furthermore, the solder mask around the IC area on both top and bottom layers can be removed to radiate the heat directly into the air. The maximum allowable power dissipation in the IC is as follows:

$$P_{MAX} = \frac{(T_{J(MAX)} - T_{A})}{\theta_{JC} + \theta_{CA}}$$

where $T_{J(MAX)}$ is the maximum junction temperature (+150°C), TA is the ambient air temperature, θ_{JC} (1.7°C/W for the 16-pin TQFN) is the thermal resistance from the junction to the case, and θ_{CA} is the thermal resistance from the case to the surrounding air through the PC board, copper traces, and the package materials. θ_{CA} is directly related to system level variables and can be modified to increase the maximum power dissipation. The TQFN package has an exposed thermal resistance path for heat transfer into the PC board. This low thermally resistive path carries a majority of the heat away from the IC. The PC board is effectively a heatsink for the IC.

The exposed paddle should be connected to a large ground plane for proper thermal and electrical performance. The minimum size of the ground plane is dependent upon many system variables. To create an efficient path, the exposed paddle should be soldered to a thermal landing, which is connected to the ground plane by thermal vias. The thermal landing should be at least as large as the exposed paddle and can be made larger depending on the amount of free space from the exposed paddle to the other pin landings.


A sample layout is available on the MAX8556 evaluation kit to speed designs.

<u>Chip Information</u>

TRANSISTOR COUNT: 3137 PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

A 0.70 0.75 0.80 0.70 0.						C	OMM	ON D	IMENS	SIONS	6								EXI		
A 0.70 0.75 0.80 0.70 0.	PKG.	1	6L 5x	5	2	0L 5×	:5	2	28L 5x5		32L 5x5		5	4	0L 5>	(5	PKG.		_		
A1 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.05 0 0.02 0.05 0 0.02 0.05 0 0.02 0.05 0 0.05 0 0.05 11655-2 12055-2 A3 0.20 REF. 0.20 REF. 0.20 REF. 0.20 REF. 0.20 REF. 10 12655-2 D 4.90 5.00 5.10 4.90 5.00 5.10 4.90 5.00 5.10 4.90 5.00 5.10 E 4.90 5.00 5.10 4.90 5.00 5.10 4.90 5.00 5.10 12855-2 K 0.25 - - 0.25 <	SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	CODES	M	1IN.		
A1 0 0.02 0.02 0.02 0.03 0 0.02 0.03 0 0.02 0.03 0 0.02 0.03 0 0 0.02 0.03 0 0 0 0.02 0.03 0 <th< td=""><td>A</td><td>0.70</td><td>0.75</td><td>0.80</td><td>0.70</td><td>0.75</td><td>0.80</td><td>0.70</td><td>0.75</td><td>0.80</td><td>0.70</td><td>0.75</td><td>0.80</td><td>0.70</td><td>0.75</td><td>0.80</td><td>T1655-</td><td>1 3.</td><td>.00</td></th<>	A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T1655-	1 3.	.00		
A3 0.20 REF. 0.20 REF.	A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	-	0.05	T1655-2	2 3.	.00		
b 0.25 0.30 0.35 0.20 0.25 0.30 0.26 0.30 0.26 0.30 0.26 0.30 0.26 0.30 0.15 0.20 0.25 0.30 0.15 0.20 0.25 0.30 0.15 0.20 0.25 0.30 0.15 0.20 0.25 0.30 0.15 0.20 0.25 0.30 0.15 0.20 0.25 0.30 0.15 0.20 0.25 0.30 0.15 0.20 0.25 0.30 0.15 0.20 0.25 0.30 0.15 0.20 0.25 0.30 0.15 0.20 0.25 12055.4 T2055.4 E 4.90 5.00 5.10 4.90 5.00 5.10 4.90 5.00 5.10 4.90 5.00 5.10 T2855.1 E 0.30 0.40 0.50 0.45 0.55 0.65 0.45 0.55 0.65 0.30 0.40 0.50 0.60 T2855.5 L1 - - - - - - - - 0.30 0	A3	0.	20 RE	E.	0.3	20 RE	F.	0.	0.20 REF				0.	20 RE	F.	T2055-2	2 3.	.00			
D 4.90 5.00 5.10 4.90 5.00 5.00 5.00 <	b	-	· ·						·								T2055-3	3 3.	.00		
E 4.90 5.00 5.10 4.90 5.00 <t< td=""><td></td><td>· · ·</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>T2055-4</td><td>ł 3.</td><td>.00</td></t<>		· · ·															T2055-4	ł 3.	.00		
e 0.80 BSC. 0.65 BSC. 0.50 BSC. 0.50 BSC. 0.40 BSC. 12855-2 k 0.25 - - 0.25 - - 0.25 - 1 L 0.30 0.40 0.50 0.45 0.55 0.65 0.45 0.55 0.65 0.30 0.40 0.50 0.45 L1 - - - - - - - - - 1 1 N 16 20 28 32 40 12855-6 12855-7 ND 4 5 7 8 10 13255-2 NE 4 5 7 8 10																			.15		
k 0.25 - - 0.25 - - 0.25 - - 0.25 0.45 0.45 L 0.30 0.40 0.50 0.45 0.55 0.65 0.45 0.55 0.65 0.30 0.40 0.50 0.45 12855-3 L1 - - - - - - - - 0.25 0.40 0.50 0.60 N 16 20 28 32 40 12855-5 ND 4 5 7 8 10 13255-2 NE 4 5 7 8 10									0.50 BSC.							T2855-2	2 2.	.60			
L 0.30 0.40 0.50 0.45 0.55 0.65 0.45 0.56 0.40 0.50 0.40 0.50 0.60 12855-5 L1 - - - - - - - - - 1 1 12855-5 N 16 20 28 32 40 12855-6 12855-6 ND 4 5 7 8 10 13255-2 NE 4 5 7 8 10 13255-3	-	-											-			_	T2855-3	3 3.	.15		
L1 - - - - - - - - - - 12855-5 N 16 20 28 32 40 T2855-6 T2855-6 ND 4 5 7 8 10 T3255-2 NE 4 5 7 8 10 T3255-3			-	-		-			-	-		-					T2855-4	2.	.60		
N 16 20 28 32 40 T2855-7 ND 4 5 7 8 10 T3255-2 NE 4 5 7 8 10 T3255-3	L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.40	0.50	0.60	T2855-5	5 2.	.60		
ND 4 5 7 8 10 T3255-2 NE 4 5 7 8 10 T3255-3	L1	-	-	-	-	-	-	-	-	-	-	-	-	0.30	0.40	0.50	T2855-6	3 3.	.15		
NE 4 5 7 8 10 T3255-3	Ν		16	-		20		28		28		28		32		40		T2855-7	7 2.	.60	
10200-0	ND		4			5		5		7		8 10		8		10			T3255-2	2 3.	.00
	NE		4			5		5		7 8 10		7		8		10			T3255-3	3 3.	.00
JEDEC WHHB WHHC WHHD-1 WHHD-2 - T3255-4	JEDEC	١	NHHE	3	1	WHHO)	V	WHHD-1		V	WHHD-2 -			T3255-4	4 3.	.00				

EXPOSED PAD VARIATIONS								
PKG.		D2			E2		DOWN BONDS	
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	ALLOWED	
T1655-1	3.00	3.10	3.20	3.00	3.10	3.20	NO	
T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	YES	
T2055-2	3.00	3.10	3.20	3.00	3.10	3.20	NO	
T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	YES	
T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	NO	
T2855-1	3.15	3.25	3.35	3.15	3.25	3.35	NO	
T2855-2	2.60	2.70	2.80	2.60	2.70	2.80	NO	
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	YES	
T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	YES	
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	NO	
T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	NO	
T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	YES	
T3255-2	3.00	3.10	3.20	3.00	3.10	3.20	NO	
T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	YES	
T3255-4	3.00	3.10	3.20	3.00	3.10	3.20	NO	
T4055-1	3.20	3.30	3.40	3.20	3.30	3.40	YES	

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- A DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- A ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- ▲ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-1, T2855-3 AND T2855-6.
- 10. WARPAGE SHALL NOT EXCEED 0.10 mm.



MAX8556/MAX855

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____