APPLICATION NOTES
A V A I L A B L E
AN99 • AN115 • AN120 • AN124 • AN133 • AN134 • AN135

Low Noise/Low Power/2-Wire Bus

X9409 Preliminary Information

Quad Digitally Controlled Potentiometers (XDCP™)

FEATURES

- Four potentiometers per package
- 64 resistor taps
- 2-wire serial interface for write, read, and transfer operations of the potentiometer
- 50Ω Wiper resistance, typical at 5V.
- Four non-volatile data registers for each potentiometer
- Non-volatile storage of multiple wiper position
- Power on recall. Loads saved wiper position on power up.
- Standby current < 1µA typical
- System V_{CC}: 2.7V to 5.5V operation
- 10KΩ, 2.5KΩ End to end resistance
- 100 yr. data retention
- Endurance: 100,000 data changes per bit per register
- Low power CMOS
- 24-lead SOIC, 24-lead TSSOP, and 24-lead CSP (Chip Scale Package) Packages

DESCRIPTION

The X9409 integrates 4 digitally controlled potentiometers (XDCP) on a monolithic CMOS integrated microcircuit.

The digitally controlled potentiometer is implemented using 63 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the 2-wire bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and 4 nonvolatile Data Registers (DR0:DR3) that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array through the switches. Power up recalls the contents of DR0 to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

BLOCK DIAGRAM



PIN DESCRIPTIONS

Host Interface Pins

Serial Clock (SCL)

The SCL input is used to clock data into and out of the X9409.

Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph.

Device Address (A_0–A_3)

The address inputs are used to set the least significant 4 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9409. A maximum of 16 devices may occupy the 2-wire serial bus.

Potentiometer Pins

V_{H0}/R_{H0}–V_{H3}/R_{H3}, V_{L0}/R_{L0}–V_{L3}/R_{L3}

The V_H/R_H and V_L/R_L inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.

V_{W0}/R_{W0}–V_{W3}/R_{W3}

The wiper outputs are equivalent to the wiper output of a mechanical potentiometer.

Hardware Write Protect Input ($\overline{WP}$)

The $\overline{WP}$ pin when low prevents nonvolatile writes to the Data Registers.

PIN NAMES

Symbol	Description
SCL	Serial Clock
SDA	Serial Data
A0-A3	Device Address
V_{H0}/R_{H0}–V_{H3}/R_{H3}, V_{L0}/R_{L0}–V_{L3}/R_{L3}	Potentiometer Pin (terminal equivalent)
V_{W0}/R_{W0}–V_{W3}/R_{W3}	Potentiometer Pin (wiper equivalent)
$\overline{WP}$	Hardware Write Protection
V_{CC}	System Supply Voltage
V_{SS}	System Ground (Digital)
NC	No Connection

PIN CONFIGURATION



PRINCIPLES OF OPERATION

The X9409 is a highly integrated microcircuit incorporating four resistor arrays and their associated registers and counters and the serial interface logic providing direct communication between the host and the XDCP potentiometers.

Serial Interface

The X9409 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X9409 will be considered a slave device in all applications.

Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW periods (t_{LOW}). SDA state changes during SCL HIGH are reserved for indicating start and stop conditions.

Start Condition

All commands to the X9409 are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH (t_{HIGH}). The X9409 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met.

Stop Condition

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA while SCL is HIGH.

Acknowledge

Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data.

The X9409 will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. If the command is followed by a data byte the X9409 will respond with a final acknowledge.

Array Description

The X9409 is comprised of four resistor arrays. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (V_H/R_H and V_L/R_L inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (V_W/R_W) output. Within each individual array only one switch may be turned on at a time. These switches are controlled by the Wiper Counter Register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches.

The WCR may be written directly, or it can be changed by transferring the contents of one of four associated Data Registers into the WCR. These Data Registers and the WCR can be read and written by the host system.

Device Addressing

Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (refer to Figure 1 below). For the X9409 this is fixed as 0101[B].

Figure 1. Slave Address



The next four bits of the slave address are the device address. The physical device address is defined by the state of the A0-A3 inputs. The X9409 compares the serial data stream with the address input state; a successful compare of all four address bits is required for the X9409 to respond with an acknowledge. The A_0–A_3 inputs can be actively driven by CMOS input signals or tied to V_{CC} or V_{SS}.

Acknowledge Polling

The disabling of the inputs, during the internal nonvolatile write operation, can be used to take advantage of the typical nonvolatile write cycle time. Once the stop condition is issued to indicate the end of the nonvolatile write command the X9409 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9409 is still busy with the write operation no ACK will be returned. If the X9409 has completed the write operation an ACK will be returned and the master can then proceed with the next operation.

Flow 1. ACK Polling Sequence



Instruction Structure

The next byte sent to the X9409 contains the instruction and register pointer information. The format is shown in Figure 2.

Figure 2. Instruction Byte Format



The four high order bits define the instruction. The next two bits (R1 and R0) select one of the four registers that is to be acted upon when a register oriented instruction is issued. The last bits (P1, P0) select which one of the four potentiometers is to be affected by the instruction.

Four of the nine instructions end with the transmission of the instruction byte. The basic sequence is illustrated in Figure 3. These two-byte instructions exchange data between the Wiper Counter Register and one of the data registers. A transfer from a Data Register to a Wiper Counter Register is essentially a write to a static RAM. The response of the wiper to this action will be delayed t_{WRL}. A transfer from the Wiper Counter Register (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of t_{WR} to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or it may occur globally, wherein the transfer occurs between all of the potentiometers and one of their associated registers.

Four instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9409; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are: Read Wiper Counter Register (read the current wiper position of the selected pot), Write Wiper Counter Register (change current wiper position of the selected pot), Read Data Register (read the contents of the selected nonvolatile register) and Write Data Register (write a new value to the selected Data Register). The sequence of operations is shown in Figure 4.

Figure 3. Two-Byte Instruction Sequence



The Increment/Decrement command is different from the other commands. Once the command is issued and the X9409 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. For each SCL clock pulse (t_{HIGH}) while SDA is HIGH, the selected wiper will move one resistor segment towards the V_H/R_H terminal. Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the V_L/R_L terminal. A detailed illustration of the sequence and timing for this operation are shown in Figures 5 and 6 respectively.

Table 1. Instruction Set

Instruction	Instruction Set								Operation
	I_3	I_2	I_1	I_0	R_1	R_0	P_1	P_0	
Read Wiper Counter Register	1	0	0	1	0	0	P_1	P_0	Read the contents of the Wiper Counter Register pointed to by P_1–P_0
Write Wiper Counter Register	1	0	1	0	0	0	P_1	P_0	Write new value to the Wiper Counter Register pointed to by P_1–P_0
Read Data Register	1	0	1	1	R_1	R_0	P_1	P_0	Read the contents of the Data Register pointed to by P_1–P_0 and R_1–R_0
Write Data Register	1	1	0	0	R_1	R_0	P_1	P_0	Write new value to the Data Register pointed to by P_1–P_0 and R_1–R_0
XFR Data Register to Wiper Counter Register	1	1	0	1	R_1	R_0	P_1	P_0	Transfer the contents of the Data Register pointed to by P_1–P_0 and R_1–R_0 to its associated Wiper Counter Register
XFR Wiper Counter Register to Data Register	1	1	1	0	R_1	R_0	P_1	P_0	Transfer the contents of the Wiper Counter Register pointed to by P_1–P_0 to the Data Register pointed to by R_1–R_0
Global XFR Data Registers to Wiper Counter Registers	0	0	0	1	R_1	R_0	0	0	Transfer the contents of the Data Registers pointed to by R_1–R_0 of all four pots to their respective Wiper Counter Registers
Global XFR Wiper Counter Registers to Data Register	1	0	0	0	R_1	R_0	0	0	Transfer the contents of both Wiper Counter Registers to their respective Data Registers pointed to by R_1–R_0 of all four pots
Increment/Decrement Wiper Counter Register	0	0	1	0	0	0	P_1	P_0	Enable Increment/decrement of the WCR Latch pointed to by P_1–P_0

Note: (7) 1/0 = data is one or zero

Figure 4. Three-Byte Instruction Sequence



Figure 5. Increment/Decrement Instruction Sequence



Figure 6. Increment/Decrement Timing Limits



Figure 7. Acknowledge Response from Receiver



Figure 8. Detailed Potentiometer Block Diagram



DETAILED OPERATION

All XDCP potentiometers share the serial interface and share a common architecture. Each potentiometer has a Wiper Counter Register and 4 Data Registers. A detailed discussion of the register organization and array operation follows.

Wiper Counter Register

The X9409 contains four Wiper Counter Registers, one for each XDCP potentiometer. The Wiper Counter Register can be envisioned as a 6-bit parallel and serial load counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of the four associated Data Registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the Increment/ Decrement instruction. Finally, it is loaded with the contents of its Data Register zero (DR0) upon power-up.

The WCR is a volatile register; that is, its contents are lost when the X9409 is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, it should be noted this may be different from the value present at power-down.

Data Registers

Each potentiometer has four nonvolatile Data Registers. These can be read or written directly by the host and data can be transferred between any of the four Data Registers and the Wiper Counter Register. It should be noted all operations changing data in one of these registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, these registers can be used as regular memory locations that could possibly store system parameters or user preference data.

Register Descriptions

Data Registers, (6-Bit), Nonvolatile:

D5	D4	D3	D2	D1	D0
NV	NV	NV	NV	NV	NV
(MSB)					(LSB)

Four 6-bit Data Registers for each XDCP. (sixteen 6-bit registers in total).

– {D5~D0}: These bits are for general purpose not volatile data storage or for storage of up to four different wiper values. The contents of Data Register 0 are automatically moved to the wiper counter register on power-up.

Wiper Counter Register, (6-Bit), Volatile:

WP5	WP4	WP3	WP2	WP1	WP0
V	V	V	V	V	V
(MSB)					(LSB)

One 6-bit Wiper Counter Register for each XDCP. (Four 6-bit registers in total.)

– {D5~D0}: These bits specify the wiper position of the respective XDCP. The Wiper Counter Register is loaded on power-up by the value in Data Register R_0. The contents of the WCR can be loaded from any of the other Data Register or directly by command. The contents of the WCR can be saved in a DR.

Instruction Format

Notes: (1) "MACK"/"SACK": stands for the acknowledge sent by the master/slave.
(2) "A3 ~ A0": stands for the device addresses sent by the master.
(3) "X": indicates that it is a "0" for testing purpose but physically it is a "don't care" condition.
(4) "I": stands for the increment operation, SDA held high during active SCL phase (high).
(5) "D": stands for the decrement operation, SDA held low during active SCL phase (high).

Read Wiper Counter Register (WCR)

S	device type identifier				device addresses				S	instruction opcode				WCR addresses				S	wiper position (sent by slave on SDA)								M	S
T	0	1	0	1	A3	A2	A1	A0	A	1	0	0	1	0	0	P1	P0	A	0	0	WP5	WP4	WP3	WP2	WP1	WP0	A	T
A									C									C									C	O
R									K									K									K	P
T																												

Write Wiper Counter Register (WCR)

S	device type identifier				device addresses				S	instruction opcode				WCR addresses				S	wiper position (sent by master on SDA)								S	S
T	0	1	0	1	A3	A2	A1	A0	A	1	0	1	0	0	0	P1	P0	A	0	0	WP5	WP4	WP3	WP2	WP1	WP0	A	T
A									C									C									C	O
R									K									K									K	P
T																												

Read Data Register (DR)

S	device type identifier				device addresses				S	instruction opcode				DR and WCR addresses				S	wiper position (sent by slave on SDA)								M	S
T	0	1	0	1	A3	A2	A1	A0	A	1	0	1	1	R1	R0	P1	P0	A	0	0	WP5	WP4	WP3	WP2	WP1	WP0	A	T
A									C									C									C	O
R									K									K									K	P
T																												

Write Data Register (DR)

S	device type identifier				device addresses				S	instruction opcode				DR and WCR addresses				S	wiper position (sent by master on SDA)								S	S	
T	0	1	0	1	A3	A2	A1	A0	A	1	1	0	0	R1	R0	P1	P0	A	0	0	WP5	WP4	WP3	WP2	WP1	WP0	A	T	HIGH-VOLTAGE
A									C									C									C	O	WRITE CYCLE
R									K									K									K	P	
T																													

Transfer Data Register (DR) to Wiper Counter Register (WCR)

S	device type identifier				device addresses				S	instruction opcode				DR and WCR addresses				S	S
T	0	1	0	1	A3	A2	A1	A0	A	1	1	0	1	R1	R0	P1	P0	A	T
A									C									C	O
R									K									K	P
T																			

Write Wiper Counter Register (WCR) to Data Register (DR)

S	device type identifier				device addresses				S	instruction opcode				DR and WCR addresses				S	S	
T	0	1	0	1	A3	A2	A1	A0	A	1	1	1	0	R1	R0	P1	P0	A	T	HIGH-VOLTAGE
A									C									C	O	WRITE CYCLE
R									K									K	P	
T																				

Increment/Decrement Wiper Counter Register (WCR)

S T A R T	device type identifier				device addresses				S A C K	instruction opcode				WCR addresses				S A C K	increment/decrement (sent by master on SDA)						S T O P
	0	1	0	1	A 3	A 2	A 1	A 0		0	0	1	0	0	0	P 1	P 0		I/ D	I/ D	.	.	.	I/ D	I/ D	

Global Transfer Data Register (DR) to Wiper Counter Register (WCR)

S T A R T	device type identifier				device addresses				S A C K	instruction opcode				DR addresses				S A C K	S T O P
	0	1	0	1	A 3	A 2	A 1	A 0		0	0	0	1	R 1	R 0	0	0		

Global Transfer Wiper Counter Register (WCR) to Data Register (DR)

S T A R T	device type identifier				device addresses				S A C K	instruction opcode				DR addresses				S A C K	S T O P	
	0	1	0	1	A 3	A 2	A 1	A 0		1	0	0	0	R 1	R 0	0	0			HIGH-VOLTAGE WRITE CYCLE

SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

Guidelines for Calculating Typical Values of Bus Pull-Up Resistors



ABSOLUTE MAXIMUM RATINGS

Temperature under bias .....–65°C to +135°C
Storage temperature .....–65°C to +150°C
Voltage on SDA, SCL or any address
input with respect to V_{SS}.....–1V to +7V
$\Delta V = |V_H - V_L|$..... 5V
Lead temperature (soldering, 10 seconds).....300°C

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	–40°C	+85°C

Device	Supply Voltage (V_{CC}) Limits
X9409	5V ±10%
X9409-2.7	2.7V to 5.5V

ANALOG CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

Symbol	Parameter	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
	End to end resistance tolerance			±20	%	
	Power rating			15	mW	25°C, each pot @5V, 2.5K
I_W	Wiper current	-3		+3	mA	
R_W	Wiper resistance		50	150	Ω	$I_W = \pm 3mA$, V_{CC} = 3V to 5V
V_{TERM}	Voltage on any V_H/R_H or V_L/R_L pin	V_{SS}		V_{CC}	V	V_{SS} = 0V
	Noise		-120		dBV	Ref: 1kHz
	Resolution (4)		1.6		%	
	Absolute linearity (1)	-1		+1	MI(3)	$V_{w(n)(actual)}$—$V_{w(n)(expected)}$
	Relative linearity (2)	-0.2		+0.2	MI(3)	$V_{w(n+1)}$—[$V_{w(n)}$ + MI]
	Temperature coefficient of R_{TOTAL}		±300		ppm/°C	
	Ratiometric temp. coefficient			20	ppm/°C	
$C_H/C_L/C_W$	Potentiometer capacitances		10/10/25		pF	See Macro Model
I_{AL}	R_H, R_L, R_W leakage current		0.1	10	µA	$V_{IN} = V_{SS}$ to V_{CC}. Device is in stand-by mode.

Notes: (1) Absolute Linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
(2) Relative Linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
(3) MI = RTOT/63 or (V_H—V_L)/63, single pot

D.C. OPERATING CHARACTERISTICS

(Over the recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
I_{CC1}	V_{CC} supply current (Active)			100	µA	f_{SCL} = 400kHz, SDA = Open, Other Inputs = V_{SS}
I_{CC2}	V_{CC} supply current (Nonvolatile Write)			1	mA	f_{SCL} = 400kHz, SDA = Open, Other Inputs = V_{SS}
I_{SB}	V_{CC} current (standby)			1	µA	SCL = SDA = V_{CC}, Addr. = V_{SS}
I_{LI}	Input leakage current			10	µA	V_{IN} = V_{SS} to V_{CC}
I_{LO}	Output leakage current			10	µA	V_{OUT} = V_{SS} to V_{CC}
V_{IH}	Input HIGH voltage	V_{CC} x 0.7		V_{CC} + 0.5	V	
V_{IL}	Input LOW voltage	–0.5		V_{CC} x 0.1	V	
V_{OL}	Output LOW voltage			0.4	V	I_{OL} = 3mA

ENDURANCE AND DATA RETENTION

Parameter	Min.	Unit
Minimum endurance	100,000	Data changes per bit per register
Data retention	100	Years

CAPACITANCE

Symbol	Test	Max.	Unit	Test Conditions
$C_{I/O}$(4)	Input/output capacitance (SDA)	8	pF	$V_{I/O}$ = 0V
C_{IN}(4)	Input capacitance (A0, A1, A2, A3, and SCL)	6	pF	V_{IN} = 0V

POWER-UP TIMING

Symbol	Parameter	Min.	Max.	Unit
$t_r V_{CC}$(6)	V_{CC} power-up rate	0.2	50	V/ms

POWER UP REQUIREMENTS (Power Up sequencing can affect correct recall of the wiper registers)

The preferred power-on sequence is as follows: First V_{CC}, then the potentiometer pins, R_H, R_L, and R_W. The V_{CC} ramp rate specification should be met, and any glitches or slope changes in the V_{CC} line should be held to <100mV if possible. If V_{CC} powers down, it should be held below 0.1V for more than 1 second before powering up again in order for proper wiper register recall. Also, V_{CC} should not reverse polarity by more than 0.5V. Recall of wiper position will not be complete until V_{CC} reaches its final value.

Notes: (4) This parameter is periodically sampled and not 100% tested
(5) t_{PUR} and t_{PUW} are the delays required from the time the (last) power supply (V_{CC}) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.
(6) Sample tested only.

A.C. TEST CONDITIONS

Input pulse levels	V_{CC} x 0.1 to V_{CC} x 0.9
Input rise and fall times	10ns
Input and output timing level	V_{CC} x 0.5

EQUIVALENT A.C. LOAD CIRCUIT



Circuit #3 SPICE Macro Model



AC TIMING (over recommended operating condition)

Symbol	Parameter	Min.	Max.	Unit
f_{SCL}	Clock frequency		400	kHz
t_{CYC}	Clock cycle time	2500		ns
t_{HIGH}	Clock high time	600		ns
t_{LOW}	Clock low time	1300		ns
$t_{SU:STA}$	Start setup time	600		ns
$t_{HD:STA}$	Start hold time	600		ns
$t_{SU:STO}$	Stop setup time	600		ns
$t_{SU:DAT}$	SDA data input setup time	100		ns
$t_{HD:DAT}$	SDA data input hold time	30		ns
t_R	SCL and SDA rise time		300	ns
t_F	SCL and SDA fall time		300	ns
t_{AA}	SCL low to SDA data output valid time		900	ns
t_{DH}	SDA data output hold time	50		ns
T_I	Noise suppression time constant at SCL and SDA inputs	50		ns
t_{BUF}	Bus free time (prior to any transmission)	1300		ns
$t_{SU:WPA}$	$\overline{WP}$, A0, A1, A2 and A3 setup time	0		ns
$t_{HD:WPA}$	$\overline{WP}$, A0, A1, A2 and A3 hold time	0		ns

HIGH-VOLTAGE WRITE CYCLE TIMING

Symbol	Parameter	Typ.	Max.	Unit
t_{WR}	High-voltage write cycle time (store instructions)	5	10	ms

XDCP TIMING

Symbol	Parameter	Min.	Typ.	Max.	Unit
t_{WRPO}	Wiper response time after the third (last) power supply is stable		2	10	µs
t_{WRL}	Wiper response time after instruction issued (all load instructions)		2	10	µs
t_{WRID}	Wiper response time from an active SCL/SCK edge (increment/decrement instruction)		2	10	µs

Note: (9) A device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.

TIMING DIAGRAMS

START and STOP Timing



Input Timing



Output Timing



XDCP Timing (for All Load Instructions)



XDCP Timing (for Increment/Decrement Instruction)



Write Protect and Device Address Pins Timing



APPLICATIONS INFORMATION

Basic Configurations of Electronic Potentiometers



Three terminal Potentiometer;
Variable voltage divider



Two terminal Variable Resistor;
Variable current

Application Circuits

Noninverting Amplifier



$V_O = (1+R_2/R_1)V_S$

Voltage Regulator



V_O (REG) = 1.25V $(1+R_2/R_1)+I_{adj}\ R_2$

Offset Voltage Adjustment



Comparator with Hysteresis



$V_{UL} = \{R_1/(R_1+R_2)\}\ V_O(max)$
$V_{LL} = \{R_1/(R_1+R_2)\}\ V_O(min)$

Application Circuits (continued)

Attenuator



$V_O = G\,V_S$
$-1/2 \le G \le +1/2$

Filter



$G_O = 1 + R_2/R_1$
$fc = 1/(2pRC)$

Inverting Amplifier



$V_O = G\,V_S$
$G = -\,R_2/R_1$

Equivalent L-R Circuit



$Z_{IN} = R_2 + s\,R_2\,(R_1 + R_3)\,C_1 = R_2 + s\,Leq$
$(R_1 + R_3) >> R_2$

Function Generator



frequency ∝ R_1, R_2, C
amplitude ∝ R_A, R_B

PACKAGING INFORMATION

24-Lead Plastic Small Outline Gull Wing Package Type S



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

PACKAGING INFORMATION

24-Lead Plastic, TSSOP Package Type V



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

PACKAGING INFORMATION

24-Bump Chip Scale Package (CSP B24)
Package Outline Drawing



Package Dimensions

	Symbol	Min	Nominal	Max
		Millimeters		
Package Width	a	2.595	2.625	2.655
Package Length	b	3.814	3.844	3.874
Package Height	c	0.644	0.677	0.710
Body Thickness	d	0.444	0.457	0.470
Ball Height	e	0.200	0.220	0.240
Ball Diameter	f	0.300	0.320	0.340
Ball Pitch – Width	j		0.5	
Ball Pitch – Length	k		0.5	
Ball to Edge Spacing – Width	l	0.538	0.563	0.588
Ball to Edge Spacing – Length	m	0.647	0.672	0.697

Ball Matrix:

X9409W/X9409Y				
	4	3	2	1
A	RL1	A1	A2	RW0
B	RW1	SDA	$\overline{WP}$	RL0
C	VSS	RH1	RH0	VCC
D	NC	RH2	RH3	NC
E	RW2	A3	NC	RL3
F	RL2	SCL	A0	RW3

Ordering Information