

**SONY®****CXA1201M/Q****VCR Image I/O Signal Processing****Description**

CXA1201 is an IC developed for the VIDEO, AGC, and IN/OUT processes of the VCR. A combination with CXA1200 permits consistent Y/C main signal processing with a 8 mm video.

**Features**

- Single power supply operation 5V.
- Reduced external parts by containing the AGC time constant.
- Accommodation to BUS LINE.
- Compatible to any VCR format.

**Functions**

- INPUT-Select-SW
- VIDEO-AGC AMP
- SYNC SEPARATOR
- DDS (Y signal superimpose circuit)
- JOG and PCM after-recording applicable.
- VIDEO output buffer
- 75Ω VIDEO-OUT driver
- AGC OFF 2dB Amplifier
- BUS LINE input and serial data output.
- 4.2V built-in regulator

**Structure**

Bipolar silicon monolithic IC


**Absolute Maximum Ratings (Ta=25°C)**

- |                                                           |      |             |    |
|-----------------------------------------------------------|------|-------------|----|
| • Supply voltage                                          | Vcc  | 7           | V  |
| • Operating temperature                                   | Topr | -10 to +75  | °C |
| • Storage temperature                                     | Tstg | -55 to +150 | °C |
| • Allowable power dissipation (When mounted on the board) | Pd   | 930         | mW |


**Recommended Operating Conditions (Ta=25°C)**

- |                  |     |          |   |
|------------------|-----|----------|---|
| • Supply voltage | Vcc | 5 ± 0.25 | V |
|------------------|-----|----------|---|

CXA1201M  
30pin SOP (Plastic)




CXA1201Q  
32pin QFP (Plastic)




# Block Diagram and Pin Configuration

## CXA1201M

















## CXA1201Q

















Pin Description


















( ) indicates the pin number of CXA1201Q.  
Vcc = 5V, Ta = 25°C











| No.       | Symbol | Voltage                          | Equivalent Circuit | Description                                                                                          |
|-----------|--------|----------------------------------|--------------------|------------------------------------------------------------------------------------------------------|
| 1<br>(30) | IREF   | 2.1V<br>D.C.                     |                    | 1/2 potential of VREG.<br>The internal reference current is made by attaching a resistor externally. |
| 2<br>(31) | IN 3   | Video signal input (0.5Vp-p)<br> |                    | Video signal input pin by diode clamp.                                                               |
| 3<br>(32) | AGC TC | Open emitter                     |                    | AGC time constant pin.                                                                               |
| 4<br>(1)  | REC L  | 2.0V center                      |                    | 0 dB level adjusting pin for REC.                                                                    |
| 5<br>(2)  | PB IN  | Video signal input (0.5Vp-p)<br> |                    | Video signal input pin by diode clamp (input for PB).                                                |
| 6<br>(3)  | PB L   | 2.0V center                      |                    | 0 dB level adjusting pin for REC (adjustment for PB).                                                |

| No.        | Symbol     | Voltage                                                                                                                | Equivalent Circuit                                                                  | Description                                                                                                                                                                                                              |
|------------|------------|------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7<br>(4)   | RF<br>MOUT | Video signal<br>input (1Vp-p)*<br>    |    | Output pin to RF MOD IC.<br>                                                                                                          |
| 8<br>(5)   | JOG V      | Pulse Input<br><br>( $V_{TH}$ : 1.7V) |    | Pin that inputs the dummy<br>V signal upon playback at<br>a changed speed.<br>                                                        |
| 9<br>(6)   | INV IN     | Video signal<br>input (1Vp-p)<br>   |   | Inversion input pin for V<br>sag calibration of the<br>VIDEO OUT 75Ω driver.<br>                                                    |
| 10<br>(7)  | GND 2      | —                                                                                                                      | —                                                                                   | GND for the VIDEO OUT<br>75Ω driver.                                                                                                                                                                                     |
| 11<br>(8)  | V OUT      | Video signal<br>input (2Vp-p)<br>   |  | Output pin of the VIDEO<br>OUT 75Ω driver.<br>                                                                                      |
| 12<br>(9)  | Vcc 2      | Apply 5.0V                                                                                                             | —                                                                                   | Vcc for the VIDEO OUT<br>75Ω driver.                                                                                                                                                                                     |
| 13<br>(10) | CLP IN     | Video signal<br>input (0.5Vp-p)<br> |  | The RECV output of the<br>video signal is C-coupled,<br>treated with synchroniza-<br>tion clamp, then input to<br>the IC again.<br> |

\*Note) For the 0 dB video input and AGC ON.  
The same applies to the following.

| No.        | Symbol | Voltage                                                                                                                        | Equivalent Circuit                                                                  | Description                                                                                                                                             |
|------------|--------|--------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| 14<br>(11) | RECV   | Video signal input (1Vp-p)<br>                |    | REC VIDEO output pin.<br>VCA or 2 dB Amp output.<br>                 |
| 15<br>(12) | SS IN  | Video signal input (0.5Vp-p)<br>              |    | Diode clamp input pin of the SYNCSEP circuit.<br>                    |
| (13)       | —      | NC                                                                                                                             | —                                                                                   | —                                                                                                                                                       |
| 16<br>(14) | SYNC   | Comp Sync output<br>                        |  | Comp Sync output pin.<br>                                          |
| 17<br>(15) | DOCP   | Pulse input<br><br>(V <sub>TH</sub> : 2.1V) |  | AGC DET hold draw control pulse input pin.<br><br>Inhibited at "H" |
| 18<br>(16) | VOB    | Pulse input<br>                             |  | Input of the DDS back-ground level and SW pulse.<br>               |

| No.        | Symbol | Voltage                                                                                                                        | Equivalent Circuit                                                                  | Description                                                                                                                                  |
|------------|--------|--------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|
| 19<br>(17) | VOW    | Pulse Input<br>                               |    | Input of the DDS character level and SW pulse.<br>        |
| 20<br>(18) | ARHD   | Pulse Input<br><br>(V <sub>TH</sub> : 2.7V)   |    | PCM after recording area HD pulse input pin.<br>          |
| 21<br>(19) | MASK   | Pulse Input<br><br>(V <sub>TH</sub> : 1.7V) |   | PCM after recording mask pulse input pin.<br>           |
| 22<br>(20) | SO     | Pulse Input<br>                             |  | Mode switching logic pulse output pin.<br>              |
| 23<br>(21) | CK     | Pulse Input<br>                             |  | Mode switching logic pulse input pin (clock).<br>       |
| 24<br>(22) | CS     | Pulse Input<br>                             |  | Mode switching logic pulse input pin (chip select).<br> |

| No.        | Symbol | Voltage                                                                                                                           | Equivalent Circuit                                                                   | Description                                                                                    |
|------------|--------|-----------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------|
| 25<br>(23) | SI     | Pulse input<br>                                  |     | Mode switching logic pulse input pin (serial in).                                              |
|            |        |                                                                                                                                   |                                                                                      |             |
| 26<br>(24) | Vcc 1  | Apply 5.0V                                                                                                                        | —                                                                                    | Vcc other than VIDEO OUT.                                                                      |
| 27<br>(25) | IN 1   | Video signal input (0.5Vp-p)<br><br>2.1V clamp   |   | Video signal input pin by diode clamp.                                                         |
|            |        |                                                                                                                                   |                                                                                      | External   |
| 28<br>(26) | VREG   | 4.2V                                                                                                                              |   | Built-in voltage regulator output pin.                                                         |
| 29<br>(27) | GND 1  | —                                                                                                                                 | —                                                                                    | GND other than VIDEO OUT.                                                                      |
| 30<br>(28) | IN 2   | Video signal input (0.5Vp-p)<br><br>2.1V clamp |  | Video signal input pin by diode clamp.                                                         |
|            |        |                                                                                                                                   |                                                                                      | External  |
| (29)       | —      | NC                                                                                                                                | —                                                                                    | —                                                                                              |

## Electrical Characteristics


(Vcc = 5V, Ta = 25°C)

| Test item                               | Symbol  | Conditions                                                          | Test point | Min. | Typ. | Max. | Unit  |
|-----------------------------------------|---------|---------------------------------------------------------------------|------------|------|------|------|-------|
| Current consumption                     | Icc     | For 0 dB Y signal input                                             | 12+26      | 16   | 23   | 30   | mA    |
| REMOUT frequency characteristic 5M/500K | Ro-f    | A 357m Vp-p Sin wave is put on the input SYNC 0 dB 50% white signal | 7          | -1.5 |      | 1.0  | dB    |
| V out frequency characteristic 5M/500K  | Vo-f    | A 357m Vp-p Sin wave is put on the input SYNC 0 dB 50% white signal | 11         | -1.5 |      | 1.0  | dB    |
| Sync AGC Input small level              | AGC-L   | Input SYNC-6 dB all black signal                                    | 14         |      | 143  |      | mVp-p |
| Sync AGC Input large level              | AGC-H   | Input SYNC+6 dB                                                     | 14         |      | 143  |      | mVp-p |
| Peak AGC operation                      | AGC-P   | Input SYNC-6dB 100% white all sections                              | 14         |      | 535  |      | mVp-p |
| DDS 6 dB amplifier gain                 | DDS+6   | Input SYNC 0 dB 100% white all sections                             | 7          | 5.5  |      | 6.4  | dB    |
| Input-Vout amplifier gain               | Vo+6    | Input SYNC 0 dB 100% white all sections                             | 11         | 11.2 |      | 12.6 | dB    |
| AGC OFF mode amplifier gain             | AGC OFF | Input SYNC 0 dB 100% white all sections                             | 14         |      | 2    |      | dB    |
| SYNC SEP output LO                      | SS-L    | Input SYNC 0 dB all black                                           | 16         |      |      | 0.4  | V     |
| SYNC SEP output HI                      | SS-H    | Input SYNC 0 dB all black                                           | 16         | 2.3  |      |      | V     |
| SYNC SEP output delay                   | SS-D    | Input SYNC 0 dB all black                                           | 16         |      |      | 0.7  | μs    |
| SYNC SEP output pulse width             | SS-W    | Input SYNC 0 dB all black                                           | 16         |      | 5    |      | μs    |
| SYNC SEP operation upper limit          | SS-O    | Input SYNC 0 dB all black                                           | 14         |      |      | +6   | dB    |
| SYNC SEP operation lower limit          | SS-U    | Input SYNC 0 dB all black                                           | 14         | -6   |      |      | dB    |
| SI, CK, CS Input LO level               | LIN-L   | Input CMOS drive                                                    |            |      |      | 1.8  | V     |
| SI, CK, CS Input HI level               | LIN-H   | Input CMOS drive                                                    |            | 2.4  |      |      | V     |
| SO output LO level                      | SO-L    | No load                                                             | 22         |      |      | 1.8  | V     |
| SO output HI level                      | SO-H    | No load                                                             | 22         | 2.4  |      |      | V     |
| CK-SO delay                             | CK-SO   | No load                                                             |            | 150  |      | 850  | ns    |
| VREG D.C.                               | VREG    | Load 25kΩ                                                           | 28         | 4.04 |      | 4.32 | V     |
| IREF D.C.                               | V-IREF  | Load 100kΩ                                                          | 1          | 2.02 |      | 2.16 | V     |
| REMOUT SYNC DC                          | VRS     | For SYNC 0 dB                                                       | 7          | 1450 | 1600 | 1750 | mV    |




| Test item                    | Symbol | Conditions                                     | Test point | Min. | Typ. | Max. | Unit |
|------------------------------|--------|------------------------------------------------|------------|------|------|------|------|
| VOB black level              | VOB-B  | DC difference with NTSC<br>VOB=2.5V            | 7          |      | 250  |      | mV   |
| VOB gray level               | VOB-G  | DC difference with NTSC<br>BOB=5.0V            | 7          |      | 650  |      | mV   |
| VOW gray level               | VOW-G  | DC difference with NTSC<br>VOW=2.5V            | 7          |      | 570  |      | mV   |
| VOW white level              | VOW-W  | DC difference with NTSC<br>VOW=5.0V            | 7          |      | 970  |      | mV   |
| MASK ON RFM output           | MASK   | DC difference with NTSC<br>MASK=4.0V           | 7          |      | 250  |      | mV   |
| MASK ON + ARHD ON RFM output | ARMD   | DC difference with NTSC<br>MASK=4.0V ARHD=4.0V | 7          | -60  |      | +60  | mV   |
| JOGV ON RFM output           | JOGV   | DC difference with NTSC<br>JOGV=4.0V           | 7          | -60  |      | +60  | mV   |

### CXA1200 and 1201 Connection Diagram




### Timing Chart




# CXA1201 SYNC & PEAK AGC Operation Chart

## 1) SYNC AGC




SYNC is set to a constant size. Always 0 dB within the cover range.

## 2) PEAK AGC



The p-p value of SYNC-white level is set to a constant or smaller value.  
The AGC operation is low if the white level large period is short.

## 3) SYNC & PEAK AGC




The PEAK AGC operation is higher.


When the SYNC shrinking Y signal comes in, SYNC AGC tries to elongate.  
However, PEAK AGC works stronger and suppresses to a certain level.

# Y Signal Superimpose Circuit


## (a) Fringed display



## (b) Background display




## Timing of the character signal, fringe signal, and background signal



## Operation for PCM after recording

Masked semi-transparently upon after recording  
in SP mode (for every two fields)

Completely masked upon after recording  
in SP or LP mode



Noise due to crosstalk factor of the PCM recording  
current or flying erase current


PCM audio recording or flying  
erase part for after recording

HD INSERT circuit input

DUB AREA  
MASK

HD INSERT  
ARHD

HD INSERT circuit output




Masking period





CXA1201 DDS and JOG PCM Logic Chart

| Input |       |      |      |     |     | Output |      |
|-------|-------|------|------|-----|-----|--------|------|
| MUTE  | JOGVD | MASK | ARHD | VOB | VOW |        |      |
| H     | *     | *    | *    | *   | *   | PED    | 1.9V |
| L     | H     | *    | *    | *   | *   | SYNC   | 1.6V |
| L     | L     | H    | L    | *   | *   | PED    | 1.9V |
| L     | L     | H    | H    | *   | *   | SYNC   | 1.6V |
| L     | L     | L    | *    | M   | L   | BLACK  | 1.9V |
| L     | L     | L    | *    | H   | L   | GRAY   | 2.3V |
| L     | L     | L    | *    | *   | M   | GRAY   | 2.2V |
| L     | L     | L    | *    | *   | H   | WHITE  | 2.6V |
| L     | L     | L    | *    | L   | L   | NORMAL |      |

VOB and VOW I/O Chart



Y Signal Test Method

|                                                   |                                                                                      |                                                                                                                                                    |
|---------------------------------------------------|--------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| Frequency characteristics measurement<br><br>SG14 |    | The sin wave is put on 50% white. The frequency is 500kHz and 5MHz.                                                                                |
| SYNC AGL<br><br>SG-A<br><br>14-pin output         |    | SYNC+6dB<br><br>p-p detection at SYNC and VIDEO timings                                                                                            |
| Peak AGL<br><br>SG-A                              |  | SYNC-6dB<br><br>p-p detection of the 100% white all field output                                                                                   |
| GAIN measurement<br><br>SG-A<br><br>14-pin        |  | NTSC standard Y signal<br>500mVp-p<br>SYNC 0dB<br>100% white<br><br>DC is measured at the SYNC and VIDEO timings, and the difference is specified. |

# SYNC SEP Test Method

|               |  |                                                                                                                                                                                                                                     |
|---------------|--|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SG-A          |  | <p>SYNC 0 dB all black with color burst.</p> <p>1) DC is measured at the timings of SYNC and VIDEO</p> <p>2) The SYNC delay and pulse width are measured for the output.</p> <p>p-p detection at the timings of SYNC and VIDEO.</p> |
| 16-pin output |  |                                                                                                                                                                                                                                     |
| 14-pin output |  |                                                                                                                                                                                                                                     |

# Serial data I/O Test Method

|           |  |                                                                                        |
|-----------|--|----------------------------------------------------------------------------------------|
| SG23 (CS) |  | <p>p-p detection at the CK timing.</p> <p>Measure the APL delay between CK and SO.</p> |
| SG24 (CK) |  |                                                                                        |
| SG25 (SI) |  |                                                                                        |
| SO        |  |                                                                                        |

## Serial Data Input Example

(H &amp; L of CMOS are used.)

|                      |  |                                                                                                |
|----------------------|--|------------------------------------------------------------------------------------------------|
| SG23<br>SG24<br>SG25 |  | IN1, AGC ON, MUTE OFF<br>Each timing and cycle are same as in the serial data I/O test method. |
| SG23<br>SG24<br>SG25 |  | IN2, AGC ON, MUTE OFF                                                                          |
| SG23<br>SG24<br>SG25 |  | IN3, AGC ON, MUTE OFF                                                                          |
| SG23<br>SG24<br>SG25 |  | PBIN, AGC ON, MUTE OFF                                                                         |
| SG23<br>SG24<br>SG25 |  | IN1, AGC ON, MUTE ON                                                                           |
| SG23<br>SG24<br>SG25 |  | IN1, AGC OFF, MUTE OFF                                                                         |






Package Outline Unit:mm


CXA1201M

30pin SOP (Plastic) 375mil 0.7g



CXA1201Q

32pin QFP (Plastic) 0.2g



32pin QFP (Plastic) 0.2g

