SONY

CXA2056Q

Digital CCD Camera Head Amplifier

Description

The CXA2056Q is a bipolar IC developed as a head amplifier for digital CCD cameras. This IC provides the following functions: correlated double sampling, AGC for the CCD signal, GCA for the low-band chroma signal, AMP for high-band chroma and line signals, A/D sample and hold, blanking, A/D reference voltage, and an output driver.

Features

- High sensitivity made possible by a high-gain AGC amplifier
- Blanking function provided for the purpose of calibrating the CCD output signal black level
- Regulator output pin provided for A/D converter reference voltage
- Built-in GCA and AMP for amplifying video signals (chroma and line signals) from external sources
- Built-in sample-and-hold circuits for camera signals required by external A/D converters

Absolute Maximum Ratings

 Supply voltage 	Vcc	11	V		
Operating temperature	Topr	-20 to +75	°C		
 Storage temperature 	Tstg	-65 to +150	°C		
Allowable power dissipation					

Pp 1160 mW

WWW.DZSG.COM

Operating Conditions


Supply voltage Vcc1, 2, 3 3 to 3.3

Applications

Digital CCD cameras

Structure

Bipolar silicon monolithic IC










Block Diagram and Pin Configuration



Pin De	scription			(Vcc1, 2, 3 = 3V)
Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
1	MODE1		₹75k ₹50k	Camera and video signal selector. Composite video signal and high-band chroma/low-band
2	MODE2	VTH = 1.5V		chroma signal selector of the video signal. For details on the selection conditions
3	MODE3		(4) 10μA ≥ 50k 777 777 777	for each mode, refer to the diagram of the Electrical Characteristics Measurement Circuit.
4	PS			Power saving mode.
5 17	N.C			No connection; normally ground.
6 23 30	GND3 GND1 GND2	GND		Ground.
7	LOUTCLP	Approx. 1.1V	$38k + 100\mu A + 100\mu$	Capacitor connection for LOUTCLP which clamps the output minimum level in modes which pass the composite video signal. (Recommended value: 0.1µF)

(Vcc1, 2, 3 = 3V)

SONY

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
8	DRVOUT	 Camera mode (CAM) VRB to VRB + 100mV Composite video mode (LIN) VRB + 50mV approx. 1.4V Chroma mode (CH, CL) Center voltage = (VRT - VRB)/2 approx. 1.85V 	$\begin{array}{c} 10FFSET 25\mu A \\ 0 to \\ 50\mu A \\ 2k \\ 2k \\ 2k \\ 50\mu A \\ 7/7 \\ 50\mu A \\ 7/7 \\ 50\mu A \\ 7/7 \\ 7$	Driver output for A/D converter capable of DC coupling. Dynamic range = $1Vp-p$ Mode SW1SW2SW3 CAM 1 0 0 LIN 0 1 1 CH, CL 0 1 0 0: Open 1: Closed
9 20 27	Vcc3 Vcc1 Vcc2	Vcc		Power supply.
10	VRB	1.35V	16.5k 1.35V 1.35V 1.35V 1.35K 1.35K 1.35K 1.10µA 30k 777 777 777 777 777 777 777 7	 1.35V regulator output. Be sure to decouple this pin near the IC pins to prevent the oscillation and external noise when this pin is not used. (Recommended capacitor value: 4.7µF)
11	VRT	2.35V	$\begin{array}{c} & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & &$	2.35V regulator output. Be sure to decouple this pin near the IC pins to prevent the oscillation and external noise when this pin is not used. (Recommended capacitor value: 4.7µF)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
12	OFFSET	1.5 to 3V & 0V	50k 777 777 777 145 50µA 777 777 777 777 145 50µA 777 777 777 777 145 50µA 777 777 777 777 145 777 777 777 777 777 777 145 50µA 777 777 777 777 777 777 777 145 50µA 777 777 777 777 777 777 777 777 777 7	Controls the output offset during camera mode. When 3V: VRB When 1.5V: VRB + 100mV When 0V (preset mode): VRB + 35mV
13	PBLK	VTH = 1.85V	30k 30k 30k 145 1.85V 30k 145 13 50µA 777 777	Camera signal preblanking pulse input. Active when Low only during camera mode. Calibrates the black level of the AGC output waveform. When PBLK is Low, the DRVOUT potential is forced to VRB.
14	XRS	VTH = 0.68V	40μA 24k 0.68V 7k 7770μA 145 145 14 7770μA 145 7770μA 147 7770μA 147 7770μA 7770μA 147 7770μA 7770μA 7770μA 7770μA 7770μA 7770μA 7770μA 7770μA 7770μA 7770μA 7770μA 7770μA	Camera signal sample-and-hold pulse input.
15	CLPOB	VTH = 1.5V	30k 30k 30k 145 1.5V 30k 145 15 30k 145 15 777 777 777	Clamp pulse used to clamp the optical black portion of the camera signal after it passes through the AGC amplifier.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
16	AGCCLP	Approx. 1.3V	50k 50k 777 777 777 777 777 777 777	AGC clamp capacitor. (Recommended value: 0.1µF)
18	AGCCONT	1.5 to 3.0V	3.3k 3.3k 3.3k 3.3k 3.4k 2.14V 4.145 3.4k 2.29V 4.145 8 3.4k 2.29V 4.145 145 145 145 145 145 145 145 145 145	AGC gain control. When 1.5V: –1dB (Minimum gain) When 3.0V: +31.5dB (Maximum gain)
19	CCDLEVEL	DIN input CCD signal black level: approx. 2.2V	500 ₩ ₩ 340 777 777	Enables monitoring of the SH3 output camera signal.
21	SHP	VTH = 0.65V	20µA → 365µA → 145	Preset level sample- and-hold pulse input.
22	SHD	Sampling	0.65V 21) 0.65V 0.65V 0.65V 0.65V 0.7777 0.7777 0.777 0.777 0.777 0.777 0.777 0.777 0.777 0	Data level sample- and-hold pulse input.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
24	CLPDM	VTH = 1.5V	30k 1.5V 30k 777 777 777 777	Clamp pulse used to clamp the dummy pixel portion of the input CCD signal.
25 26	PIN DIN	Black level: approx. 2.1V	25 26 200µA 777 777 777 777 777 777 777 7	CCD signal input.
28	ICONT	1.5 to 3V	2.25V $6k \ge 6k$ 777 777 777 777 777 777 777 777 777 777 777 777 777 777 777 777	DRVOUT output waveform rise time control. When 1.5V: Maximum rise time When 3V: Minimum rise time
29	LIN/CH	Clamp potential during LIN mode: approx. 1.46V During CH mode: approx. 1.85V	(29) (29) (145)	Common input for the composite video signal (LIN) and high- band chroma signal (CH).


Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
31	RFCONT	0.3 to 2.7V	$31 + 145 54k + 27k \leq 42k$ $31 + 145 54k + 42k $	Gain control for the low-band chroma signal (CL). When 0.3V: –4dB (Minimum gain) When 2.7V: +12.5dB (Maximum gain)
32	PBRFC	Approx. 1.9V	22k 145 10k 7.8k 10k 58k 10k 58k 7.7.8k 7.8k 7.7.7 200µA 200µA 10k 10k 10k 10k 10k 10k 10k 10k	Low-band chroma signal (CL) input.

Electrical Characteristics

(Ta=25°C, Vcc1, 2, 3 = 3V)

I	tem	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Camera mode	IDC	AGCCONT = 1.5V, open between VRT and VRB MODE1 = 3V, MODE2 = $0V$ MODE3 = $0V$, PS = $3V$, ICONT = $3V$	30	41.0	53	
Current	LINE mode	Idl	Open between VRT and VRB MODE1 = $0V$, MODE2 = $0V$, MODE3 = $0V$, PS = $3V$	10	13.9	19	
consump- tion	CH mode	Ідсн	Open between VRT and VRB MODE1 = $0V$, MODE2 = $3V$, MODE3 = $3V$, PS = $3V$	9	12.2	17	mA
	CL mode	IPCL	RFCONT = 0.3V, open between VRT and VRB MODE1 = 0V, MODE2 = $3V$, MODE3 = $0V$, PS = $3V$	9	12.2	17	
	PS mode	Idp	PS = 0V	2	3.4	6	1
	Maximum gain	A CONT max.	DIN = 1 μ s, 20mVp-p pulse AGCCONT = 3V, ICONT = 3V	28.5	31.3	_	
	Minimum gain	A CONT min.	DIN = 1 μ s, 500mVp-p pulse AGCCONT = 1.5V, ICONT = 3V	_	-0.8	1.4	dB
AGC	Range of gain variance	AGC G	A CON max. – A CON min.	27.1	32.1	_	
	Dynamic range maximum	AGCmax. D	AGCCONT = 3V DRVOUT output signal at saturation level	800	895		mV
	Dynamic range typical	AGCtyp. D	AGCCONT = 2V DRVOUT output signal at saturation level	900	955	_	
	Offset high	CAOF high	Camera mode OFFSET = 1.5V	80	98	_	
DRV	Offset low	CAOF low	Camera mode OFFSET = 3.0V		2	5	mV
	Offset preset	CAOF pre	Camera mode OFFSET = 0V	25	34	40	
	VRT DC level	VRTO	With a 400 Ω load	2300	2342	2400	
REF	Vrb DC level	VRBO	With a 400Ω load	1300	1359	1400	mV
	Vrt – Vrb	ΔVR	With a 400 Ω load	950	983	1050	
BLK	Offset	BLKOF	BLKOF (PBLK = 3V) – BLKOF (PBLK = 0V)	—10	9	23	mV
AMP	LIN mode gain	LIN G	LIN/CH = 15kHz, 500mVp-p, Sine wave + offset voltage	2.5	3.43	4.5	
	CH mode gain	CH G	LIN/CH = 3MHz, 500mVp-p, sine wave	2.5	3.18	4.5	dB
GCA	CL mode maximum gain	RF CONmax.	RFCONT = 2.7V 15kHz 80mVp-p sine wave	9.5	12.7		
00/1	CL mode minimum gain	RF CONmin.	RFCONT = 0.3V 15kHz 500mVp-p sine wave		-4.0	-2.5	
SH3	Dynamic range	SH3 D	DIN = 1µs, 1Vp-p pulse	600	815		mV

Electrical Characteristics Measurement Circuit



Н

L

L

Н

Н

Н

L

L

Н

OFF


L

CL


СН

POWER SAVE

Measurement Timing Chart



Application Circuit



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Description of Operation

Refer to the Block Diagram.

1. Camera signal processing system

Process the video signal processing pins as follows only in camera mode.

<7> LOUTCLP ... Connect to GND.

<29> LIN/CH ... Connect to GND.


<31> RFCONT ... Connect to GND via the capacitor (approx. 0.01µF).

<32> PBRFC ... Connect to GND.

Operating conditions

The camera signal processing system operates when PS is High, MODE1 is Low, MODE2 is Low and MODE3 is High, or when PS is High, MODE1 is High, MODE2 is Low and MODE3 is Low.

Camera signal processing system timing chart (when Vcc = 3V)



CDS (SH1, SH2, SH3):

The CCD signal from the CCD image sensor is input to PIN and DIN where correlated double sampling (CDS) is performed by SH1, SH2 and SH3. The precharge level of the CCD output signal is sampled, held and output by the SH2 output, and the signal level is sampled, held and output by the SH3 output. SH1 and SH2 are the sample-and-hold circuits for the pre-charge level; SH3 is the sample-and-hold circuit for the signal level.

CDSCLP 1, 2:

CDSCLP1 and 2 stabilize the input signal DC level, clamp (CLPDM) the input signal during the idle transfer interval for the purpose of eliminating the AGC input offset, and adjust the DC level ([*1], [*2]) of SH2 and SH3 in line with VREF. CDSCLP1 is the clamp circuit for the precharge level, and CDSCLP2 is the clamp circuit for the signal level.

AGC:

AGC is the gain control amplifier for the camera signal.

The gain can be varied from -1 to +31dB by adjusting the AGCCONT voltage control VAGCCONT from 1.5 to 3.0V.

CAM SH:

CAM SH is the sample-and-hold circuit for the camera signal processing system; it synchronizes the data readin timing for the external A/D.

Sampling is possible according to the approximately 10ns sampling pulse width input to XRS.

AGCCLP:

The basic black level is set ([*3]) by clamping the AGC output waveform with the CLPOB clock during the OPB interval. When PBLK is High and CLPOB is Low, the clamping circuit operates, adjusting the AGCCLP current so that the DRVOUT potential equals the OFFSET potential (which is determined by the voltage applied to the OFFSET pin), thus setting the AGCCLP potential. The AGCCLP capacitance is connected to the AGCCLP pin.

DC SHIFT:

This circuit functions when AGCCLP operates, following the AGCCLP potential and forcing a DC shift of the AGC output waveform OPB interval to the basic black level. When AGCCLP is not operating, the basic black level is maintained at its previous setting.

BLK SW:

The black level is calibrated by blanking the black level signal of the AGC output waveform so that it does not fall below the basic black level and replacing the DC potential with VRB. ([*4]) The signal is blanked when PBLK is low.

CVSW:

When the MODE1, 2, 3 and PS pin voltages are set so that the camera signal processing system operates, CVSW conducts the CAMDRV output (camera signal) into the DRVOUT. In addition, when these voltages are set so that the video signal processing system operates, CVSW conducts the VIDEODRV output (video signal) into the DRVOUT.

OFFSET controls the CAMDRV output waveform black level offset.

In the camera signal processing system camera mode, the OFFSET pin is enabled, permitting adjustment of the offset for the [OFFSET] and DRVOUT camera signals. ([*5]) The voltage controlled by OFFSET is output as the CAMDRV output DC offset via AGCLP, DCSHIFT, CAMSH, and BLKSW.

When the OFFSET voltage is 1.5 to 3.0V, DRVOUT DC can vary in a linear fashion from VRB + 100mV to VRB. In addition, when the OFFSET voltage is 0V, DRVOUT DC is preset to VRB + 35mV.

CAMDRV:

CAMDRV operates in the camera signal processing system mode, driving the external A/D. The current that flows to the last-stage amplifier in CAMDRV is controlled by applying voltage to the ICONT pin, making it possible to adjust the rise time of the output waveform, which affects the external A/D load capacitance. The variable range is 1.5 to 3V, with 1.5V yielding the maximum and 3V yielding the minimum. The optimum rise time for the external A/D input capacitance can be selected.

VRT DRV, VRB DRV:

These are the external A/D reference voltage drivers. These circuits are connected to A/D VRT and VRB, supplying 2.35V and 1.35V, respectively, when Vcc is 3V. The IC's internal primary voltage is also generated on the basis of the VRT and VRB voltages. (VRB, VB, and VCENT)

MODE CONTROL & POWER SAVE CONTROL:

This block selects the mode governing the operation of the camera signal system and the video signal system through the selection of High and Low potential for the MODE1, 2, 3, and PS pins. The PS pin is the POWER SAVE pin; the power saving function operates when this pin is Low.

2. Video signal processing system


Operating conditions

The video signal processing system has three modes: LIN signal mode, CH signal mode and CL signal mode. The video signal processing system operates in LIN signal mode when PS is High, MODE1 is High, MODE2 is Low and MODE3 is High, or when PS is High, MODE1 is Low, MODE 2 is Low and MODE3 is Low. The video signal processing system operates in CH signal mode when PS is High, MODE1 is Low, MODE2 is

High and MODE3 is High.

The video signal processing system operates in CL signal mode when PS is High, MODE1 is Low, MODE2 is High and MODE3 is Low, or when PS is High, MODE1 is Low, MODE2 is High and MODE3 is High.

Video signal processing system timing chart (when Vcc = 3V) LIN mode



In LIN signal mode, LINSW and LOSW close, VISW is set to "1" and the video signal passes through CVSW. In addition, LINCHAMP, LINCLP, LOUTCLP, VIDC SHIFT, and VIDEO DRV all operate.

LINCLP:

LINCLP is an input clamp circuit that clamps the video composite signal sync level.

The video composite signal is input to LIN/CH pin. LINCLP expands the input dynamic range, and sync tip clamps the input signal at V_B (= 1.4V) to allow full input. The input level and frequency are respectively 571mVp-p (Max.) and DC is up to 7MHz.

LINCHAMP:

LINCHAMP amplifies the LIN signal and the CH (high-band chroma) signal; the gain is fixed at 3.5dB.

VISW:

VISW switches the LIN signal, the CH (high-band chroma) signal, and the CL (low-band chroma) signal. The signals are switched according to the mode selection.

LOUTCLP:

LOUTCLP is an output clamp circuit that clamps the sync level of the video composite signal that is output from VIDEO DRV.

Because the VIDEO DRV output signal is fully input to the external A/D, the clamp level is set to V_B (= 1.4V). If the sync level of the signal output from VIDEO DRV drops below V_B , LOUTCLP operates: the LOUTCLP current flows so that the sync level equals V_B , and the LOUTCLP potential is set. A clamping capacitor is connected to the LOUTCLP pin.

VIDC SHIFT:

VIDC SHIFT functions when LOUTCLP operates, following the LOUTCLP potential and forcing a DC shift of the VIDEO output signal sync level to V_B.

VIDEO DRV:

VIDEO DRV outputs the video signal (LIN, CH, CL) to the external A/D in video signal processing mode.

SONY

CH (high-band chroma) signal mode

In CH mode, CHSW closes, VISW is set to "2" and the video signal passes through CVSW. In addition, LINCHAMP and VIDEO DRV operate.


Vs1:

The video high-band chroma signal is input to the LIN/CH pin. Vs1 expands the input dynamic range and sets a center DC bias so that the center potential of the SIN signal is 1.85V to allow full input. The input level and frequency of the CH signal are respectively 470mVp-p (Max.) and from 1 to 7MHz.

VCENT:

VCENT is a DC bias circuit that operates when the CH signal is output to VIDEO DRV. The DC bias potential is generated from VRT and VRB, and is set to 1.85V.

CH mode



CL (low-band chroma) signal mode

In CL mode, VISW is set to "3" and the video signal passes through CVSW. In addition, CLGCA and VIDEO DRV operate.

Vs2:

The video low-band chroma signal is input to the PBRFC pin. Vs₂ expands the input dynamic range and sets a center DC bias so that the center potential of the SIN signal is 1.9V to allow full input. The input level and frequency of the CH signal are respectively 1490mVp-p (Max.) and DC is up to 1.5MHz.


CLGCA:


The CLGCA amplifier controls the gain of the CL signal input to the PBRFC pin. The gain can be varied from -4 to +12.5dB by adjusting the RFCONT voltage from 0.3 to 2.7V. The phase of the CLGCA output waveform is reversed in DRVOUT.

VCENT:

VCENT is a DC bias circuit that operates when the CL signal is output to VIDEO DRV. The DC bias potential is generated from VRT and VRB, and is set to 1.85V.


CL mode







Example of Representative Characteristics

CAM mode OFFSET control supply voltage characteristics VOFFSET vs. OFFSET




CL mode RFGCA gain control supply voltage characteristics VRFCONT vs. Gain








CAM mode AGCCONT control temperature characteristics AGCCONT vs. Gain

CAM mode OFFSET control temperature characteristics VOFFSET vs. OFFSET













CAM mode maximum signal amplitude temperature characteristics (Min. gain) Tc vs. Vout

















CH, LIN, CL mode DRVOUT output DC voltage





temperature characteristics Tc vs. DCOUT

















Package Outline Unit: mm

32PIN QFP (PLASTIC)



		17.0
SONY CODE	QFP-32P-L01	LEA
EIAJ CODE	QFP032-P-0707	LEA
JEDEC CODE		PAC

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	0.2g