**See Page 6-292** 

# MC14521B

# 24-Stage Frequency Divider

The MC14521B consists of a chain of 24 flip–flops with an input circuit that allows three modes of operation. The input will function as a crystal oscillator, an RC oscillator, or as an input buffer for an external oscillator. Each flip–flop divides the frequency of the previous flip–flop by two, consequently this part will count up to  $2^{24}$  = 16,777,216. The count advances on the negative going edge of the clock. The outputs of the last seven–stages are available for added flexibility.

WWW.DZSC.COM

- All Stages are Resettable
- Reset Disables the RC Oscillator for Low Standby Power Drain
- RC and Crystal Oscillator Outputs Are Capable of Driving External Loads
- · Test Mode to Reduce Test Time
- VDD' and VSS' Pins Brought Out on Crystal Oscillator Inverter to Allow the Connection of External Resistors for Low-Power Operation
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load over the Rated Temperature Range.

# MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage	- 0.5 to + 18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	$-0.5$ to $V_{DD} + 0.5$	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 1 <mark>50</mark>	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648



D SUFFIX SOIC CASE 751B

## **ORDERING INFORMATION**

MC14XXXBCP MC14XXXBCL MC14XXXBD


Plastic Ceramic SOIC

 $T_A = -55^{\circ}$  to 125°C for all packages.

# PIN ASSIGNMENT

Q24 [	1•	16	D V <sub>DD</sub>
RESET [	2	15	] Q23
V <sub>SS</sub> ′ [	3	14	Q22
OUT 2	4	13	Q21
V <sub>DD</sub> ′ [	5	12	Q20
IN 2 [	6	11	Q19
OUT 1	7	10	Q18
V <sub>SS</sub> [	8	9	IN 1

# **BLOCK DIAGRAM**



Output	Count Capacity
Q18	$2^{18} = 262,144$
Q19	$2^{19} = 524,288$
Q20	$2^{20} = 1,048,576$
Q21	$2^{21} = 2,097,152$
Q22	$2^{22} = 4,194,304$
Q23	$2^{23} = 8,388,608$
Q24	$2^{24} = 16,777,216$



**ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

		V <sub>DD</sub>	/DD		25°C			125°C		
Characteristic	Symbol	Vdc	Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	V <sub>OL</sub>	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
$V_{in}$ = 0 or $V_{DD}$	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage "0" Level (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	V <sub>IL</sub>	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
"1" Level $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	VIH	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	Vdc
Output Drive Current (VOH = 2.5 Vdc) (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	ІОН	5.0 5.0 10 15	- 1.2 - 0.25 - 0.62 - 1.8	_ _ _ _	- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5	_ _ _ _	- 0.7 - 0.14 - 0.35 - 1.1	_ _ _ _	mAdc
		5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	_ _ _	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8		- 1.7 - 0.36 - 0.9 - 2.4	_ _ _ _	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	lOL	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8	_ _ _	0.36 0.9 2.4	_ _ _	mAdc
Input Current	l <sub>in</sub>	15	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	_	_	_	_	5.0	7.5	_	_	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0 10 15	_ _ _	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current**†  (Dynamic plus Quiescent, Per Package)  (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	lΤ	5.0 10 15			$I_T = (0$	.42 μA/kHz) .85 μA/kHz) .40 μA/kHz)	f + I <sub>DD</sub>			μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.003.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

<sup>\*\*</sup>The formulas given are for the typical characteristics only at 25°C.

<sup>†</sup>To calculate total supply current at loads other than 50 pF:

# SWITCHING CHARACTERISTICS\* ( $C_L$ = 50 pF, $T_A$ = 25°C)

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Тур#	Max	Unit
Output Rise and Fall Time (Counter Outputs)  tTLH, tTHL = (1.5 ns/pF) CL + 25 ns  tTLH, tTHL = (0.75 ns/pF) CL + 12.5 ns  tTLH, tTHL = (0.55 ns/pF) CL + 12.5 ns	<sup>t</sup> TLH <sup>, t</sup> THL	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Propagation Delay Time Clock to Q18  tphL, tpLH = (1.7 ns/pF) CL + 4415 ns tphL, tpLH = (0.66 ns/pF) CL + 1667 ns tphL, tpLH = (0.5 ns/pF) CL + 1275 ns	<sup>t</sup> PHL <sup>, t</sup> PLH	5.0 10 15	_ _ _	4.5 1.7 1.3	9.0 3.5 2.7	μѕ
Clock to Q24 $t_{PHL}$ , $t_{PLH} = (1.7 \text{ ns/pF}) C_L + 5915 \text{ ns}$ $t_{PHL}$ , $t_{PLH} = (0.66 \text{ ns/pF}) C_L + 2167 \text{ ns}$ $t_{PHL}$ , $t_{PLH} = (0.5 \text{ ns/pF}) C_L + 1675 \text{ ns}$		5.0 10 15	_ _ _	6.0 2.2 1.7	12 4.5 3.5	
Propagation Delay Time  Reset to Q <sub>n</sub> tpHL = (1.7 ns/pF) C <sub>L</sub> + 1215 ns  tpHL = (0.66 ns/pF) C <sub>L</sub> + 467 ns  tpHL = (0.5 ns/pF) C <sub>L</sub> + 350 ns	<sup>†</sup> PHL	5.0 10 15	_ _ _	1300 500 375	2600 1000 750	ns
Clock Pulse Width	<sup>t</sup> WH(cl)	5.0 10 15	385 150 120	140 55 40	_ 	ns
Clock Pulse Frequency	f <sub>Cl</sub>	5.0 10 15	_ _ _	3.5 9.0 12	2.0 5.0 6.5	MHz
Clock Rise and Fall Time	tTLH, tTHL	5.0 10 15	_ _ _	_ _ _	15 5.0 4.0	μs
Reset Pulse Width	<sup>t</sup> WH(R)	5.0 10 15	1400 600 450	700 300 225	_ _ _	ns
Reset Removal Time	<sup>t</sup> rem	5.0 10 15	30 0 - 40	- 200 - 160 - 110		ns

 $<sup>^{\</sup>star}$  The formulas given are for the typical characteristics only at 25  $^{\circ}\text{C}.$ 

<sup>#</sup>Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Power Dissipation Test Circuit and Waveform

WOTER-01 & 0000 & 0000 D 171





Figure 2. Switching Time Test Circuit and Waveforms



<sup>\*</sup> Optional for low power operation,  $10 \ k\Omega \le R \le 70 \ k\Omega.$ 

Figure 3. Crystal Oscillator Circuit

Characteristic	500 kHz Circuit	50 kHz Circuit	Unit
Crystal Characteristics Resonant Frequency Equivalent Resistance, RS	500	50	kHz
	1.0	6.2	kΩ
External Resistor/Capacitor Values  R <sub>0</sub> C <sub>T</sub> C <sub>S</sub>	47	750	kΩ
	82	82	pF
	20	20	pF
Frequency Stability Frequency Change as a Function of VDD (TA = 25°C) VDD Change from 5.0 V to 10 V VDD Change from 10 V to 15 V  Frequency Change as a Function of Temperature (VDD = 10 V) TA Change from – 55°C to + 25°C MC14521 only Complete Oscillator*	+ 6.0	+ 2.0	ppm
	+ 2.0	+ 2.0	ppm
	- 4.0	- 2.0	ppm
	+ 100	+ 120	ppm
T <sub>A</sub> Change from +25°C to+125°C MC14521 only Complete Oscillator*	- 2.0 - 160	- 2.0 - 560	ppm ppm

<sup>\*</sup>Complete oscillator includes crystal, capacitors, and resistors.

Figure 4. Typical Data for Crystal Oscillator Circuit




Figure 5. RC Oscillator Stability




Figure 6. RC Oscillator Frequency as a Function of R<sub>TC</sub> and C




Figure 7. RC Oscillator Circuit





Figure 8. Functional Test Circuit

## **FUNCTIONAL TEST SEQUENCE**

A test function (see Figure 8) has been included for the reduction of test time required to exercise all 24 counter stages. This test function divides the counter into three 8–stage sections, and 255 counts are loaded in each of the 8–stage sections in parallel. All flip–flops are now at a logic "1". The counter is now returned to the normal 24–stages in series configuration. One more pulse is entered into Input 2 (In 2) which will cause the counter to ripple from an all "1" state to an all "0" state.

Inputs				(	Outputs		Comments
Reset	In 2	Out 2	Vss	s′	V <sub>DD</sub> ′	Q18 thru Q24	Counter is in three 8–stage sections in parallel mode Counter is reset. In 2 and
1	0	0	V <sub>DI</sub>	D	Gnd 	0	Out 2 are connected together
0	1	1					First "0" to "1" transition on In 2, Out 2 node.
	0 1 —	0 1 —					255 "0" to "1" transitions are clocked into this In 2, Out 2 node.
	1	1				1	The 255th "0" to "1" transition.
	0 0	0	V Gne	d		1 1	
	1	0			V <sub>DD</sub>	1	Counter converted back to 24–stages in series mode.
	1	0				1	Out 2 converts back to an output.
•	0	1	V		•	0	Counter ripples from an all "1" state to an all "0" stage.

# **LOGIC DIAGRAM**



# **OUTLINE DIMENSIONS**

# **L SUFFIX** CERAMIC DIP PACKAGE CASE 620-10 ISSUE V -A-\_B\_ -T-SEATING PLANE ⊕ 0.25 (0.010) M T B S **D** 16 PL ⊕ 0.25 (0.010) M T A S

### NOTES:

- NOTES:


  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION I TO CENTER OF LEAD WHEN FORMED PARALLEL.

  4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC RODY

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.750	0.785	19.05	19.93
В	0.240	0.295	6.10	7.49
С		0.200		5.08
D	0.015	0.020	0.39	0.50
Е	0.050	) BSC	1.27	BSC
F	0.055	0.065	1.40	1.65
G	0.100	BSC	2.54 BSC	
Н	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300 BSC		7.62	BSC
M	0°	15°	0 °	15°
N	0.020	0.040	0.51	1.01






- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54	BSC	
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10 °	0°	10 °	
S	0.020	0.040	0.51	1.01	

### **OUTLINE DIMENSIONS**



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
۲	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 👪 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

