

# XC17V00 Series Configuration PROM

DS073 (v1.0) July 26, 2000

**Advance Product Specification** 

## **Features**

- One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx FPGA devices
- Simple interface to the FPGA; configurable to use a one user I/O pin
- Cascadable for storing longer or multiple bitstreams
- Programmable reset polarity (active High or active Low) for compatibility with different FPGA solutions
- Supports fast configuration
- Low-power CMOS Floating Gate process
- 3.3V supply voltage
- Available in compact plastic packages: VQ44, PC44, PC20, VO8, and SO20
- Programming support by leading programmer manufacturers.
- Design support using the Xilinx Alliance and Foundation series software packages.
- Dual configuration modes for the XC17V16 and XC17V08
  - Serial slow/fast configuration (up to 33 MHz)
  - Parallel (up to 264 MHz)
- Guaranteed 20 year life data retention

## **Description**

Xilinx introduces the high-density XC17V00 family of configuration PROMs which provide an easy-to-use, cost-effective method for storing large Xilinx FPGA configuration bitstreams. Initial devices in the 3.3V family are available in 16 Mb, 8 Mb, 4 Mb, 2 Mb, and 1 Mb densities.

When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. A short access time after the rising clock edge, data appears on the PROM DATA output pin that is connected to the FPGA DIN pin. The FPGA generates the appropriate number of clock pulses to complete the configuration. Once configured, it disables the PROM. When the FPGA is in Slave Serial mode, the PROM and the FPGA must both be clocked by an incoming signal.

When the FPGA is in SelectMAP mode, an external oscillator will generate the configuration clock that drives the PROM and the FPGA. After the rising CCLK edge, data are available on the PROMs DATA (D0-D7) pins. The data will be clocked into the FPGA on the following rising edge of the CCLK. SelectMAP does not utilize a Length Count, so a free-running oscillator may be used. See Figure 3.

Multiple devices can be concatenated by using the CEO output to drive the CE input of the following device. The clock inputs and the DATA outputs of all PROMs in this chain are interconnected. All devices are compatible and can be cascaded with other members of the family.

For device programming, either the Xilinx Alliance or Foundation series development system compiles the FPGA design file into a standard Hex format, which is then transferred to most commercial PROM programmers.







Figure 1: Simplified Block Diagram for XC17V04, XC17V02, and XC17V01 (does not show programming circuit)



DS073\_02\_072600

Figure 2: Simplified Block Diagram for XC17V16 and XC17V08 (does not show programming circuit)



# **Pin Description**

## **DATA[0:7]**

Data output is in a high-impedance state when either  $\overline{CE}$  or  $\overline{OE}$  are inactive. During programming, the D0 pin is I/O. Note that  $\overline{OE}$  can be programmed to be either active High or active Low.

**Note:** XC17V04, XC17V02, and XC17V01 have serial output only.

#### **CLK**

Each rising edge on the <u>CLK</u> input increments the internal address counter, if both <u>CE</u> and <u>OE</u> are active.

## RESET/OE

When High, this input holds the address counter reset and puts the DATA output in a high-impedance state. The polarity of this input pin is programmable as either RESET/OE or OE/RESET. To avoid confusion, this document describes the pin as RESET/OE, although the opposite polarity is possible on all devices. When RESET is active, the address counter is held at "0", and puts the DATA output in a high-impedance state. The polarity of this input is programmable. The default is active High RESET, but the preferred option is active Low RESET, because it can be driven by the FPGAs INIT pin.

The polarity of this pin is controlled in the programmer interface. This input pin is easily inverted using the Xilinx HW-130 Programmer. Third-party programmers have different methods to invert this pin.

## CE

When High, this pin disables the internal address counter, puts the DATA output in a high-impedance state, and forces the device into low-I<sub>CC</sub> standby mode.

## **CEO**

Chip Enable output, to be connected to the  $\overline{\text{CE}}$  input of the next PROM in the daisy chain. This output is Low when the  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  inputs are both active AND the internal address counter has been incremented beyond its Terminal Count (TC) value. In other words: when the PROM has been read,  $\overline{\text{CEO}}$  will follow  $\overline{\text{CE}}$  as long as  $\overline{\text{OE}}$  is active. When  $\overline{\text{OE}}$  goes inactive,  $\overline{\text{CEO}}$  stays High until the PROM is reset. Note that  $\overline{\text{OE}}$  can be programmed to be either active High or active Low.

## BUSY (XC17V16 and XC17V08 only)

If BUSY pin is floating, the user must program the BUSY bit which will cause BUSY pin to go Low internally. When asserted High, output data are held and when BUSY pin goes Low, data output will resume.

## $V_{PP}$

Programming voltage. No overshoot above the specified max voltage is permitted on this pin. For normal read operation, this pin must be connected to  $V_{CC}$ . Failure to do so may lead to unpredictable, temperature-dependent operation and severe problems in circuit debugging. Do not leave  $V_{PP}$  floating!

## V<sub>CC</sub> and GND

Positive supply and ground pins.

#### PROM Pinouts for XC17V16 and XC17V08

Pin Name	44-pin VQFP	44-pin PLCC
BUSY	24	30
D0	40	2
D1	29	35
D2	42	4
D3	27	33
D4	9	15
D5	25	31
D6	14	20
D7	19	25
CLK	43	5
RESET/OE (OE/RESET)	13	19
CE	15	21
GND	6, 18, 28, 27, 41	3, 12, 24, 34, 43
CEO	21	27
V <sub>PP</sub>	35	41
V <sub>CC</sub>	8, 16, 17, 26, 36, 38	14, 22, 23, 32, 42, 44

## Capacity

Devices	ces Configuration Bits	
XC17V16	16,777,216	
XC17V08	8,388,608	



# PROM Pinouts for XC17V04, XC17V02, and XC17V01

Pin Name	8-pin VOIC	20-pin SOIC	20-pin PLCC	44-pin VQFP	44-pin PLCC
DATA	1	1	2	40	2
CLK	2	3	4	43	5
RESET/OE (OE/RESET)	3	8	6	13	19
CE	4	10	8	15	21
GND	5	11	10	18, 41	24, 3
CEO	6	13	14	21	27
V <sub>PP</sub>	7	18	17	35	41
V <sub>CC</sub>	8	20	20	38	44

## **Capacity**

Devices	Configuration Bits
XC17V04	4,194,304
XC17V02	2,701,312
XC17V01	1,679,360

## Xilinx FPGAs and Compatible PROMs

Device	Configuration Bits	PROM
XCV50	559,200	XC17V01
XCV100	781,216	XC17V01
XCV150	1,040,096	XC17V01
XCV200	1,335,840	XC17V01
XCV300	1,751,808	XC17V02
XCV400	2,546,048	XC17V02
XCV600	3,607,968	XC17V04
XCV800	4,715,616	XC17V08
XCV1000	6,127,744	XC17V08
XCV50E	630,048	XC17V01
XCV100E	863,840	XC17V01
XCV200E	1,442,106	XC17V01
XCV300E	1,875,648	XC17V02
XCV400E	2,693,440	XC17V02
XCV405E	3,340,400	XC17V04

## Xilinx FPGAs and Compatible PROMs

Device	Configuration Bits	PROM
XCV600E	3,961,632	XC17V04
XCV812E	6,519,648	XC17V08
XCV1000E	6,587,520	XC17V08
XCV1600E	8,308,992	XC17V08
XCV2000E	10,159,648	XC17V16
XCV2600E	12,922,336	XC17V16
XCV3200E	16,283,712	XC17V16

#### Notes:

 The suggested PROM is determined by compatibility with the higher configuration frequency of the Xilinx FPGA CCLK.

## **Controlling PROMs**

Connecting the FPGA device with the PROM.

- The DATA output(s) of the of the PROM(s) drives the D<sub>IN</sub> input of the lead FPGA device.
- The Master FPGA CCLK output drives the CLK input(s) of the PROM(s).
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The RESET/OE input of all PROMs is best driven by the INIT output of the lead FPGA device. This connection assures that the PROM address counter is reset before the start of any (re)configuration, even when a reconfiguration is initiated by a V<sub>CC</sub> glitch. Other methods—such as driving RESET/OE from LDC or system reset—assume the PROM internal power-on-reset is always in step with the FPGA's internal power-on-reset. This may not be a safe assumption.
- The PROM CE input can be driven from either the LDC or DONE pins. Using LDC avoids potential contention on the D<sub>IN</sub> pin.
- The CE input of the lead (or only) PROM is driven by the DONE output of the lead FPGA device, provided that DONE is not permanently grounded. Otherwise, LDC can be used to drive CE, but must then be unconditionally High during user operation. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary supply current of 10 mA maximum.
- SelectMAP mode is similar to Slave Serial mode. The DATA is clocked out of the PROM one byte per CCLK instead of one bit per CCLK cycle. See FPGA data sheets for special configuration requirements.

# **FPGA Master Serial Mode Summary**

The I/O and logic functions of the Configurable Logic Block (CLB) and their associated interconnections are established by a configuration program. The program is loaded either automatically upon power up, or on command, depending on the state of the three FPGA mode pins. In Master Serial mode, the FPGA automatically loads the configuration program from an external memory. The Xilinx PROMs have been designed for compatibility with the Master Serial mode.

Upon power-up or reconfiguration, an FPGA enters the Master Serial mode whenever all three of the FPGA mode-select pins are Low (M0=0, M1=0, M2=0). Data is read from the PROM sequentially on a single data line. Synchronization is provided by the rising edge of the temporary signal CCLK, which is generated during configuration.

Master Serial Mode provides a simple configuration interface. Only a serial data line and two control lines are required to configure an FPGA. Data from the PROM is read sequentially, accessed via the internal address and bit counters which are incremented on every valid rising edge of CCLK.

If the user-programmable, dual-function DIN pin on the FPGA is used only for configuration, it must still be held at a defined level during normal operation. The Xilinx FPGA families take care of this automatically with an on-chip default pull-up resistor.

# Programming the FPGA With Counters Unchanged Upon Completion

When multiple FPGA-configurations for a single FPGA are stored in a PROM, the OE pin should be tied Low. Upon power-up, the internal address counters are reset and configuration begins with the first program stored in memory. Since the OE pin is held Low, the address counters are left

unchanged after configuration is complete. Therefore, to reprogram the FPGA with another program, the DONE line is pulled Low and configuration begins at the last value of the address counters.

This method fails if a user applies RESET during the FPGA configuration process. The FPGA aborts the configuration and then restarts a new configuration, as intended, but the PROM does not reset its address counter, since it never saw a High level on its  $\overline{OE}$  input. The new configuration, therefore, reads the remaining data in the PROM and interprets it as preamble, length count etc. Since the FPGA is the master, it issues the necessary number of CCLK pulses, up to 16 million (2<sup>24</sup>) and DONE goes High. However, the FPGA configuration will be completely wrong, with potential contentions inside the FPGA and on its output pins. This method must, therefore, never be used when there is any chance of external reset during configuration.


## **Cascading Configuration PROMs**

For multiple FPGAs configured as a daisy-chain, or for future FPGAs requiring larger configuration memories, cascaded PROMs provide additional memory. After the last bit from the first PROM is read, the next clock signal to the PROM asserts its  $\overline{\text{CEO}}$  output Low and disables its DATA line. The second PROM recognizes the Low level on its  $\overline{\text{CE}}$  input and enables its DATA output. See Figure 3.

After configuration is complete, the address counters of all cascaded PROMs are reset if the FPGA RESET pin goes Low, assuming the PROM reset polarity option has been inverted.


To reprogram the FPGA with another program, the DONE line goes Low and configuration begins where the address counters had stopped. In this case, avoid contention between DATA and the configured I/O use of DIN.





<sup>\*</sup>For Mode pin connections, refer to the appropriate FPGA data sheet. \*\*Virtex, Virtex-E is 300 ohms, all others are 4.7K.

#### **Master Serial Mode**



<sup>\*</sup>CS and WRITE must be pulled down to be used as I/O. One option is shown.

Virtex Select MAP Mode, XC17V16 and XC17V08 only.

DS073\_03\_072600

Figure 3: (a) Master Serial Mode (b) Virtex SelectMAP Mode (dotted lines indicates optional connection)

<sup>\*\*</sup>Virtex, Virtex-E is 300 ohms, all others are 4.7K.

<sup>\*\*\*</sup>For Mode pin connections, refer to the appropriate FPGA data sheet.



# **Standby Mode**

The PROM enters a low-power standby mode whenever  $\overline{\text{CE}}$  is asserted High. The output remains in a high impedance state regardless of the state of the  $\overline{\text{OE}}$  input.

## **Programming**

The devices can be programmed on programmers supplied by Xilinx or qualified third-party vendors. The user must ensure that the appropriate programming algorithm and the latest version of the programmer software are used. The wrong choice can permanently damage the device.

Table 1: Truth Table for XC17V00 Control Inputs

Control Inputs			Outputs		
RESET	CE	Internal Address	DATA	CEO	I <sub>CC</sub>
Inactive	Low	If address $\leq$ TC <sup>(1)</sup> : increment If address > TC <sup>(1)</sup> : don't change	Active High-Z	High Low	Active Reduced
Active	Low	Held reset	High-Z	High	Active
Inactive	High	Not changing	High-Z	High	Standby
Active	High	Held reset	High-Z	High	Standby

- 1. The XC17V00 RESET input has programmable polarity
- 1. TC = Terminal Count = highest address value. TC + 1 = address 0.



# **Absolute Maximum Ratings**

Symbol	Description	Conditions	Units
V <sub>CC</sub>	Supply voltage relative to GND	-0.5 to +7.0	V
V <sub>PP</sub>	Supply voltage relative to GND	-0.5 to +12.5	V
V <sub>IN</sub>	Input voltage relative to GND	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>TS</sub>	Voltage applied to High-Z output	-0.5 to V <sub>CC</sub> +0.5	V
T <sub>STG</sub>	Storage temperature (ambient)	-65 to +150	°C
T <sub>SOL</sub>	Maximum soldering temperature (10s @ 1/16 in.)	+260	°C

#### Notes:

# **Operating Conditions (3V Supply)**

Symbol	Description			Max	Units
V <sub>CC</sub> <sup>(1)</sup>	Supply voltage relative to GND ( $T_A = 0$ °C to +70°C)	Commercial	3.0	3.6	V
	Supply voltage relative to GND ( $T_A = -40^{\circ}\text{C}$ to +85°C)	Industrial	3.0	3.6	V

#### Notes:

# **DC Characteristics Over Operating Condition**


Symbol	Description	Min	Max	Units
$V_{IH}$	High-level input voltage	2	V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	0	0.8	V
V <sub>OH</sub>	High-level output voltage (I <sub>OH</sub> = −3 mA)	2.4	-	V
V <sub>OL</sub>	Low-level output voltage (I <sub>OL</sub> = +3 mA)	-	0.4	V
I <sub>CCA</sub>	Supply current, standby mode (at maximum frequency) (XC17V16 and XC17V08 only)	-	100	mA
I <sub>CCS</sub>	Supply current, standby mode (XC17V16, XC17V08, XC17V04, XC17V02 only)	-	350	μА
I <sub>CCA</sub>	Supply current, standby mode (at maximum frequency) (XC17V04, XC17V02, and XC17V01 only)	-	10	mA
I <sub>CCS</sub>	Supply current, standby mode (XC17V01 only)	-	50	μА
IL	Input or output leakage current	-10	10	μА
C <sub>IN</sub>	Input capacitance (V <sub>IN</sub> = GND, f = 1.0 MHz)	-	10	pF
C <sub>OUT</sub>	Output capacitance (V <sub>IN</sub> = GND, f = 1.0 MHz)	-	10	pF

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

<sup>1.</sup> During normal read operation  $V_{PP}$  MUST be connect to  $V_{CC.}$ 



# AC Characteristics Over Operating Condition for XC17V04, XC17V02, and XC17V01




Symbol	Description	Min	Max	Units
T <sub>OE</sub>	OE to data delay	-	30	ns
T <sub>CE</sub>	CE to data delay	-	45	ns
T <sub>CAC</sub>	CLK to data delay	-	45	ns
T <sub>DF</sub>	CE or OE to data float delay <sup>(2,3)</sup>	-	50	ns
T <sub>OH</sub>	Data hold from $\overline{\text{CE}}$ , $\overline{\text{OE}}$ , or $\text{CLK}^{(3)}$	0	-	ns
T <sub>CYC</sub>	Clock periods	67	-	ns
T <sub>LC</sub>	CLK Low time <sup>(3)</sup>	25	-	ns
T <sub>HC</sub>	CLK High time <sup>(3)</sup>	25	-	ns
T <sub>SCE</sub>	CE setup time to CLK (to guarantee proper counting)	25	-	ns
T <sub>HCE</sub>	CE hold time to CLK (to guarantee proper counting)	0	-	ns
T <sub>HOE</sub>	OE hold time (guarantees counters are reset)	25	-	ns

- AC test load = 50 pF.
- 2. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
- 3. Guaranteed by design, not tested.
- 4. All AC parameters are measured with  $V_{\rm IL}$  = 0.0V and  $V_{\rm IH}$  = 3.0V.



# AC Characteristics Over Operating Condition for XC17V16 and XC17V08




DS073\_05\_072600

Symbol	Description	Min	Max	Units
T <sub>OE</sub>	OE to data delay	-	15	ns
T <sub>CE</sub>	CE to data delay	-	20	ns
T <sub>CAC</sub>	CLK to data delay <sup>(2)</sup>	-	20	ns
T <sub>DF</sub>	CE or OE to data float delay <sup>(3,4)</sup>	-	35	ns
T <sub>OH</sub>	Data hold from $\overline{\text{CE}}$ , $\overline{\text{OE}}$ , or $\text{CLK}^{(4)}$	0	-	ns
T <sub>CYC</sub>	Clock periods	67	-	ns
T <sub>LC</sub>	CLK Low time <sup>(4)</sup>	25	-	ns
T <sub>HC</sub>	CLK High time <sup>(4)</sup>	25	-	ns
T <sub>SCE</sub>	CE setup time to CLK (to guarantee proper counting)	25	-	ns
T <sub>HCE</sub>	CE hold time to CLK (to guarantee proper counting)	0	-	ns
T <sub>HOE</sub>	OE hold time (guarantees counters are reset)	25	-	ns
T <sub>SBUSY</sub>	BUSY setup time	5	-	ns
T <sub>HBUSY</sub>	BUSY hold time	5	-	ns
T <sub>WKU</sub>	V <sub>CC</sub> reached normal supply voltage range to output valid	100	-	ms

- AC test load = 50 pF.
- 2. When BUSY = 0.
- 3. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
- 4. Guaranteed by design, not tested.
- 5. All AC parameters are measured with  $V_{IL}$  = 0.0V and  $V_{IH}$  = 3.0V.



# **AC Characteristics Over Operating Condition When Cascading**




Symbol	Description	Min	Max	Units
T <sub>CDF</sub>	CLK to data float delay <sup>(2,3)</sup>	-	50	ns
T <sub>OCK</sub>	CLK to CEO delay <sup>(3)</sup>	-	30	ns
T <sub>OCE</sub>	CE to CEO delay <sup>(3)</sup>	-	35	ns
T <sub>OOE</sub>	RESET/OE to CEO delay <sup>(3)</sup>	-	30	ns

- AC test load = 50 pF
- Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
- 3. Guaranteed by design, not tested.
- 4. All AC parameters are measured with  $V_{\rm IL}$  = 0.0V and  $V_{\rm IH}$  = 3.0V.



# **Ordering Information**




# **Valid Ordering Combinations**

XC17V16VQ44C	XC17V08VQ44C	XC17V04PC20C	XC17V02PC20C	XC17V01PC20C
XC17V16PC44C	XC17V08PC44C	XC17V04PC44C	XC17V02PC44C	XC17V01VO8C
XC17V16VQ44I	XC17V08VQ44I	XC17V04VQ44C	XC17V02VQ44C	XC17V01SO20C
XC17V16PC44I	XC17V08PC44I	XC17V04PC20I	XC17V02PC20I	XC17V01PC20I
		XC17V04PC44I	XC17V02PC44I	XC17V01VO8I
		XC17V04VQ44I	XC17V02VQ44I	XC17V01SO20I

# **Marking Information**

Due to the small size of the commercial serial PROM packages, the complete ordering part number cannot be marked on the package. The XC prefix is deleted and the package code is simplified. Device marking is as follows:



# **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
07/26/00	1.0	Initial Xilinx release.