

# XC3000A Logic Cell Array Family

### **Product Specifications**

#### **Features**

- Enhanced, high performance FPGA family with five device types
  - Improved redesign of the basic XC3000 LCA Family
  - Logic densities from 1,000 to 6,000 gates
  - Up to 144 user-definable I/Os
- Superset of the industry-leading XC3000 family
  - Identical to the basic XC3000 in structure, pin out, design methodology, and software tools
  - 100% compatible with all XC3000, XC3000L, and XC3100 bitstreams
  - Improved routing and additional features
- Additional programmable interconnection points (PIPs)
  - Improved access to longlines and CLB clock enable inputs
  - Most efficient XC3000-class solution to bus-oriented designs
- Advanced 0.8 μ CMOS static memory technology
   Low guiescent and active power consumption
- Performance specified by logic delays, faster than corresponding XC3000 versions
- XC3000A-specific features
  - 4 mA output sink and source current
  - Error checking of the configuration bitstream
  - Soft startup starts all outputs in slew-limited mode upon power-up
  - Easy migration to the XC3400 series of HardWire mask programmed devices for high-volume production.

#### Description

The XC3000A family offers the following enhancements over the popular XC3000 family:

The XC3000A family has additional interconnect resources to drive the I-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline. These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration, the XC3000A devices check the bitstream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls INIT Low.

When the configuration process is finished and the device starts up in user mode, the first activation of the outputs is automatically slew-rate limited. This feature, called Soft Startup, avoids the potential ground bounce when all outputs are turned on simultaneously. After start-up, the slew rate of the individual outputs is, as in the XC3000 family, determined by the individual configuration option.

The XC3000A family is a superset of the XC3000 family. Any bitstream used to configure an XC3000 or XC3100 device configures an XC3000A device exactly the same way.

			User I/Os		Horizontal	Configurable
Device	CLBs	Array	Max	Flip-Flops	Longlines	Data Bits
XC3020A	64	8 x 8	64	256	16	14,779
XC3030A	100	10 x 10	80	360	20	22,176
XC3042A	144	12 x 12	96	480	24	30,784
XC3064A	224	16 x 14	120	688	32	46,064
XC3090A	320	16 x 20	144	928	40	64,160



#### XC3000A Logic Cell Array Family

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

#### **Absolute Maximum Ratings**

Symbol	Description		Units
V <sub>CC</sub>	Supply voltage relative to GND	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage with respect to GND	-0.5 to Vcc +0.5	V
V <sub>TS</sub>	Voltage applied to 3-state output	-0.5 to Vcc +0.5	V
T <sub>STG</sub>	Storage temperature (ambient)	-65 to +150	°C
T <sub>SOL</sub>	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
_	Junction temperature plastic	+125	°C
T <sub>J</sub>	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

### **Operating Conditions**

Symbol	Description	Min	Max	Units
V <sub>CC</sub>	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.75	5.25	V
	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	V
V <sub>IHT</sub>	High-level input voltage — TTL configuration	2.0	Vcc	V
V <sub>ILT</sub>	Low-level input voltage — TTL configuration	0	0.8	V
V <sub>IHC</sub>	High-level input voltage — CMOS configuration	70%	100%	V <sub>CC</sub>
V <sub>ILC</sub>	Low-level input voltage — CMOS configuration	0	20%	V <sub>CC</sub>
T <sub>IN</sub>	Input signal transition time		250	ns

At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.




## **DC Characteristics Over Operating Conditions**

Symbol	Description		Min	Max	Units
V <sub>OH</sub>	High-level output voltage (@ $I_{OH} = -4.0 \text{ mA}$ , $V_{CC} \text{ min}$ )	Commercial	3.86		V
V <sub>OL</sub>	Low-level output voltage (@ I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> min)	Commercial		0.40	V
V <sub>OH</sub>	High-level output voltage (@ $I_{OH} = -4.0 \text{ mA}$ , $V_{CC} \text{ min}$ )	Industrial	3.76		V
V <sub>OL</sub>	Low-level output voltage (@ I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> min)	musmai		0.40	V
V <sub>CCPD</sub>	Power-down supply voltage (PWRDWN must be Low)		2.30		V
I <sub>CCPD</sub>	Power-down supply current (V <sub>CC(MAX)</sub> @ T <sub>MAX</sub> )			50	μΑ
I <sub>cco</sub>	Quiescent LCA supply current in addition to I <sub>CCPD</sub> * Chip thresholds programmed as CMOS levels		500	μΑ	
-	Chip thresholds programmed as TTL levels		10	mA	
I <sub>IL</sub>	Input Leakage Current		-10	+10	μΑ
C <sub>IN</sub>	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			10 15	pF pF
	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2		15 20	pF pF	
I <sub>RIN</sub>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0 V (sample teste	0.02	0.17	mA	
I <sub>RLL</sub>	Horizontal Longline pull-up (when selected) @ logic Lo		3.4	mA	

<sup>\*</sup> With no output current loads, no active input or Longline pull-up resistors, all package pins at Vcc or GND, and the LCA device configured with a MakeBits tie option.

#### **CLB Switching Characteristic Guidelines**



## **Buffer (Internal) Switching Characteristic Guidelines**

	Speed Grade	-7	-6	
Description	Symbol	Max	Max	Units
Global and Alternate Clock Distribution*				
Either: Normal IOB input pad through clock buffer to any CLB or IOB clock input Or: Fast (CMOS only) input pad through clock	T <sub>PID</sub>	7.5	7.0	ns
buffer to any CLB or IOB clock input	T <sub>PIDC</sub>	6.0	5.7	ns
TBUF driving a Horizontal Longline (L.L.)*				
I to L.L. while T is Low (buffer active)	T <sub>IO</sub>	4.5	4.0	ns
T↓ to L.L. active and valid with single pull-up resistor	T <sub>ON</sub>	9.0	8.0	ns
T↓ to L.L. active and valid with pair of pull-up resistors	T <sub>ON</sub>	11.0	10.0	ns
T↑ to L.L. High with single pull-up resistor	T <sub>PUS</sub>	16.0	14.0	ns
T↑ to L.L. High with pair of pull-up resistors	T <sub>PUF</sub>	10.0	8.0	ns
BIDI Bidirectional buffer delay	T <sub>BIDI</sub>	1.7	1.5	ns
	BIDI			

<sup>\*</sup> Timing is based on the XC3042A, for other devices see XACT timing calculator.



#### **CLB Switching Characteristic Guidelines (continued)**


Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.


	Spec	ed Grade	-	7	-6		
Description	Symbol			Max	Min	Max	Units
Combinatorial Delay Logic Variables A, B, C, D, E, to outputs X or Y FG Mode F and FGM Mode	1	T <sub>ILO</sub>		5.1 5.6		4.1 4.6	ns ns
Sequential delay Clock k to outputs X or Y Clock k to outputs X or Y when Q is returned through function generators F or G to drive X or Y	. 8	Тско		4.5		4.0	ns
FG Mode F and FGM Mode		T <sub>QLO</sub>		9.5 10.0		8.0 8.5	ns ns
Set-up time before clock K Logic Variables A, B, C, D, E FG Mode F and FGM Mode Data In Enable Clock EC	2 4 6	T <sub>ICK</sub> T <sub>DICK</sub> T <sub>ECCK</sub>	4.5 5.0 4.0 4.5		3.5 4.0 3.0 4.0		ns ns ns
Hold Time after clock K Logic Variables A, B, C, D, E Data In DI Enable Clock EC	3 5 7	T <sub>CKI</sub> T <sub>CKDI</sub> T <sub>CKEC</sub>	0 1.0 2.0		0 1.0 2.0		ns ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rate	11 12	T <sub>CH</sub> T <sub>CL</sub> F <sub>CLK</sub>	4.0 4.0 113.0		3.5 3.5 135.0		ns ns MHz
Reset Direct (RD) RD width delay from RD to outputs X or Y	13 9	T <sub>RPW</sub>	6.0	6.0	5.0	5.0	ns ns
Global Reset ( <u>RESET_Pad</u> )* <u>RESET_width (Low)</u> delay from <u>RESET_pad</u> to outputs X or Y		T <sub>MRW</sub> T <sub>MRQ</sub>	16.0	19.0	14.0	17.0	ns ns

<sup>\*</sup>Timing is based on the XC3042A, for other devices see XACT timing calculator.

Notes: The CLB K to Q output delay ( $T_{CKO}$ , #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement ( $T_{CKDI}$ , #5) of any CLB on the same die.

## **IOB Switching Characteristic Guidelines**







#### **IOB Switching Characteristic Guidelines (continued)**

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

	Spe	ed Grade	·	-7			
Description	S	ymbol	Min	Max	Min	Max	Units
Propagation Delays (Input) Pad to Direct In (I) Pad to Registered In (Q) with latch transparent Clock (IK) to Registered In (Q)	3 4	T <sub>PID</sub> T <sub>PTG</sub> T <sub>IKRI</sub>		4.0 15.0 3.0		3.0 14.0 2.5	ns ns ns
Set-up Time (Input) Pad to Clock (IK) set-up time	1	T <sub>PICK</sub>	14.0		12.0		ns
Propagation Delays (Output) Clock (OK) to Pad (fast) same (slew rate limited) Output (O) to Pad (fast) same (slew-rate limited) 3-state to Pad begin hi-Z (fast) same (slew-rate limited) 3-state to Pad active and valid (fast) same (slew -rate limited)	7 7 10 10 9 9 8 8	T <sub>OKPO</sub> T <sub>OKPO</sub> T <sub>OPF</sub> T <sub>OPS</sub> T <sub>TSHZ</sub> T <sub>TSHZ</sub> T <sub>TSON</sub>		8.0 18.0 6.0 16.0 10.0 20.0 11.0 21.0		7.0 15.0 5.0 13.0 9.0 12.0 10.0 18.0	ns ns ns ns ns ns
Set-up and Hold Times (Output) Output (O) to clock (OK) set-up time Output (O) to clock (OK) hold time	5 6	Т <sub>ООК</sub> Т <sub>ОКО</sub>	8.0 0		7.0 0		ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rate	11 12	T <sub>IOH</sub> T <sub>IOL</sub> F <sub>CLK</sub>	4.0 4.0 113.0		3.5 3.5 135.0		ns ns MHz
Global Reset Delays (based on XC3042A) <u>RESET</u> Pad to Registered In (Q) <u>RESET</u> Pad to output pad (fast)  (slew-rate limited)	13 15 15	T <sub>RRI</sub> T <sub>RPO</sub> T <sub>RPO</sub>		24.0 33.0 43.0		23.0 29.0 37.0	ns ns ns

- Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). For larger capacitive loads, see page XAPP024. Typical slew rate limited output rise/fall times are approximately four times longer.
  - 2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.
  - 3. Input pad set-up time is specified with respect to the internal clock (IK). In order to calculate system set-up time, subtract clock delay (pad to IK) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (IK) is negative. This means that pad level changes immediately before the internal clock edge (IK) will not be recognized.
  - 4. T<sub>PID</sub>, T<sub>PTG</sub>, and T<sub>PICK</sub> are 3 ns higher for XTL2 when the pin is configured as a user input.

#### XC3000A Logic Cell Array Family


For a detailed description of the device architecture, see pages 2-105 through 2-123.

For a detailed description of the configuration modes and their timing, see pages 2-124 through 2-132.

For detailed lists of package pin-outs, see pages 2-140 through 2-150.

For package physical dimensions and thermal data, see Section 4.

#### **Ordering Information**



#### **Component Availability**

PINS		44	64	68	8	4		10	00		1:	32	144	160	164	17	75	176	208	223
TYPE		PLAST. PLCC	PLAST. VQFP	PLAST. PLCC	PLAST. PLCC	CERAM PGA	PLAST. PQFP	PLAST. TQFP	PLAST. VQFP	TOP- BRAZED CQFP	PLAST. PGA	CERAM. PGA	PLAST. TQFP	PLAST. PQFP	TOP- BRAZED CQFP	PLAST. PGA	CERAM. PGA	PLAST. TQFP	PLAST. PQFP	CERAM. PGA
CODE		PC44	VQ64	PC68	PC84	PG84	PQ100	TQ100	VQ100	CB100	PP132	PG132	TQ144	PQ160	CB164	PP175	PG175	TQ176	PQ208	PG223
XC3020A	-7			CI	CI	CI	CI													
AC3020A -	-6			С	С	С	С													
XC3030A	-7	CI	CI	CI	CI	CI	CI		CI											
ACSUSUA	-6	С	С	С	С	С	С		С											
XC3042A	-7				CI	CI	CI		CI		CI	CI	CI							
AC3042A	-6				С	С	С		С		С	С	С							
XC3064A	-7				CI						CI	CI	CI	CI						
AC3004A	-6				С						С	С	С	С						
XC3090A	-7				CI									СІ		CI	CI	CI	СІ	
AC3090A	-6				С									С		С	С	С	С	
	C = Commercial = 0° to +85° C									100° C	N	1 = Mil 7	emp =	-55° to	+125° C	: В	= MIL-S	STD-88	3C Clas	s B