XIO2001 PCI Express™ to PCI Bus Translation Bridge

Data Manual



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Literature Number: SCPS212B May 2009-Revised July 2009



Contents

1	Intro	duction		<u>11</u>
	1.1	Feature	S	11
2	Over	view		12
	2.1	Descrip	tion	12
	2.2	Related	Documents	12
	2.3	Docume	ents Conventions	<u>13</u>
	2.4	Docume	ent History	13
	2.5		g Information	
	2.6		al Assignments	
	2.7		al Descriptions	
3	Featu		ocol Descriptions	
•	3.1		Jp/-Down Sequencing	
	.	3.1.1	Power-Up Sequence	
		3.1.2	Power-Down Sequence.	
	3.2		Reset Features	
	3.3	•	press Interface	
	0.0	3.3.1	External Reference Clock	
		3.3.2	Beacon	
		3.3.3	Wake	
		3.3.4	Initial Flow Control Credits	
		3.3.5	PCI Express Message Transactions	
	3.4		s Interface	
	3.4	3.4.1	I/O Characteristics	
		3.4.1	Clamping Voltage	
		-		
		3.4.3	PCI Bus Clock Run	
		3.4.4	PCI Bus External Arbiter	
		3.4.5	MSI Messages Generated from the Serial IRQ Interface	
	0.5	3.4.6	PCI Bus Clocks	
	3.5		t Arbitration	
	0.0	3.5.1	Classic PCI Arbiter	
	3.6	•	ration Register Translation	
	3.7		errupt Conversion to PCI Express Messages	
	3.8		onversion to PCI Express Messages	
	3.9	•	press to PCI Bus Lock Conversion	
	3.10		re Serial-Bus Interface	
			Serial-Bus Interface Implementation	
		3.10.2	Serial-Bus Interface Protocol.	
		3.10.3	Serial-Bus EEPROM Application	
		3.10.4	Accessing Serial-Bus Devices Through Software	
	3.11		ed Error Reporting Registers	
	3.12		ror Forwarding Capability	
	3.13		I-Purpose I/O Interface	
	3.14		t Power Limit Functionality	
	3.15	PCI Exp	press and PCI Bus Power Management	46
	3.16	Auto Pr	e-Fetch Agent	<u>47</u>
4	Class	sic PCI (Configuration Space	48
	4.1	Vendor	ID Register	49
	4.2	Device	ID Register	<u>49</u>
	4.3	Comma	and Register	<u>50</u>
	4.4		Register	



www.ti.com

XIO2001 PCI Express™ to PCI Bus Translation Bridge SCPS212B-MAY 2009-REVISED JULY 2009

4.5	Class Code and Revision ID Register	
4.6	Cache Line Size Register	
4.7	Primary Latency Timer Register	
4.8	Header Type Register	
4.9	BIST Register	<u>53</u>
4.10	Device Control Base Address Register	<u>53</u>
4.11	Primary Bus Number Register	<u>5</u> 4
4.12	Secondary Bus Number Register	<u>54</u>
4.13	Subordinate Bus Number Register	<u>5</u> 4
4.14	Secondary Latency Timer Register	<u>55</u>
4.15	I/O Base Register	<u>55</u>
4.16	I/O Limit Register	<u>55</u>
4.17	Secondary Status Register	
4.18	Memory Base Register	
4.19	Memory Limit Register	
4.20	Prefetchable Memory Base Register	
4.21	Prefetchable Memory Limit Register	
4.22	Prefetchable Base Upper 32-Bit Register	
4.23	Prefetchable Limit Upper 32-Bit Register	
4.24	I/O Base Upper 16-Bit Register	
4.25	I/O Limit Upper 16-Bit Register	
4.26	Capabilities Pointer Register	
4.27	Interrupt Line Register	
4.28	Interrupt Pin Register	
4.29	Bridge Control Register	
4.30	Capability ID Register	
4.31	Next Item Pointer Register	
4.32	Subsystem Vendor ID Register	
4.32	Subsystem ID Register	
	Capability ID Register	
4.34		
4.35	Next Item Pointer Register	
4.36	Power Management Capabilities Register	
4.37	Power Management Control/Status Register	
4.38	Power Management Bridge Support Extension Register	
4.39	Power Management Data Register	
4.40	MSI Capability ID Register	
4.41	Next Item Pointer Register	
4.42	MSI Message Control Register	
4.43	MSI Message Lower Address Register	
4.44	MSI Message Upper Address Register	
4.45	MSI Message Data Register	
4.46	PCI Express Capability ID Register	
4.47	Next Item Pointer Register	
4.48	PCI Express Capabilities Register	
4.49	Device Capabilities Register	
4.50	Device Control Register	<u>71</u>
4.51	Device Status Register	<u>72</u>
4.52	Link Capabilities Register	<u>72</u>
4.53	Link Control Register	<u>73</u>
4.54	Link Status Register	<u>74</u>
4.55	Serial-Bus Data Register	<u>75</u>
4.56	Serial-Bus Word Address Register	<u>75</u>
4.57	Serial-Bus Slave Address Register	<u>75</u>



SCPS21	2B-MAY	2009-REVISED JULY 2009 www.t	i.com
	4.58	Serial-Bus Control and Status Register	. 76
	4.59	GPIO Control Register	
	4.60	GPIO Data Register	
	4.61	TL Control and Diagnostic Register 0	
	4.62	Control and Diagnostic Register 1	
	4.63	Control and Diagnostic Register 2	
	4.64	Subsystem Access Register	
	4.65	General Control Register	
	4.66	Clock Control Register	
	4.67	Clock Mask Register	
	4.68	Clock Run Status Register	
	4.69	Arbiter Control Register	
	4.70	Arbiter Request Mask Register	
	4.71	Arbiter Time-Out Status Register	
	4.72	Serial IRQ Mode Control Register	
	4.73	Serial IRQ Edge Control Register	
	4.74	Serial IRQ Status Register	
	4.75	Pre-Fetch Agent Request Limits Register	
	4.76	Cache Timer Transfer Limit Register	
	4.77	Cache Timer Lower Limit Register	
	4.78	Cache Timer Upper Limit Register	
5		xpress Extended Configuration Space	
J	5.1	Advanced Error Reporting Capability ID Register	
	5.2	Next Capability Offset/Capability Version Register	
	5.3	Uncorrectable Error Status Register	
	5.4	Uncorrectable Error Mask Register	
	5.5	Uncorrectable Error Severity Register	
	5.6	Correctable Error Status Register	
	5.7	Correctable Error Mask Register	
	5.8	Advanced Error Capabilities and Control Register	
	5.9	Header Log Register	
	5.10	Secondary Uncorrectable Error Status Register	
	5.11	Secondary Uncorrectable Error Mask Register	
	5.12	Secondary Uncorrectable Error Severity	
	5.12	Secondary Error Capabilities and Control Register	
	5.14	Secondary Header Log Register	106
6	_	bry-Mapped TI Proprietary Register Space	
U	6.1	Device Control Map ID Register	
	6.2		
	6.3	GPIO Control Register	
	6.4	-	108
	6.5	· ·	109
	6.6	Serial-Bus Data Register	
	6.7		110
		C	<u>110</u>
	6.8 6.9	Serial IBO Mode Control Register	111 112
		Serial IRQ Mode Control Register	112
	6.10	Serial IRQ Edge Control Register	112
	6.11	Serial IRQ Status Register	114
	6.12	Pre-Fetch Agent Request Limits Register	
	6.13	Cache Timer Lawer Limit Register.	
	6.14	Cache Timer Limit Register	
	6.15	Cache Timer Upper Limit Register	118



www.ti.com

XIO2001 PCI Express™ to PCI Bus Translation Bridge SCPS212B-MAY 2009-REVISED JULY 2009

7	Elect	rical Characteristics	119
	7.1	Absolute Maximum Ratings	119
	7.2	Recommended Operating Conditions	119
	7.3	Nominal Power Consumption	120
	7.4	PCI Express Differential Transmitter Output Ranges	120
	7.5	PCI Express Differential Receiver Input Ranges	121
	7.6	PCI Express Differential Reference Clock Input Ranges	122
	7.7	PCI Bus Electrical Characteristics	
	7.8	3.3-V I/O Electrical Characteristics	123
	7.9	PCI Bus Timing Requirements	124
	7.10	ZGU Thermal Characteristics	
	7.11	Parameter Measurement Information	125
8	Glos	sary	126
9		nanical Data	



List of Figures

2-1	XIO2001 ZGU MicroStar BGA Package (Bottom View)	. <u>14</u>
2-2	XIO2001 ZAJ MicroStar BGA Package (Bottom View)	. <u>16</u>
3-1	XIO2001 Block Diagram	. 28
3-2	Power-Up Sequence	. <u>29</u>
3-3	Power-Down Sequence	. <u>30</u>
3-4	3-State Bidirectional Buffer	. 33
3-5	Type 0 Configuration Transaction Address Phase Encoding	. <u>36</u>
3-6	Type 1 Configuration Transaction Address Phase Encoding	. 37
3-7	PCI Express ASSERT_INTX Message	. 38
3-8	PCI Express DEASSERT_INTX Message	. 38
3-9	PCI Express PME Message	. 39
3-10	Starting a Locked Sequence	. 39
3-11	Continuing a Locked Sequence	. <u>40</u>
3-12	Terminating a Locked Sequence	. <u>40</u>
3-13	Serial EEPROM Application	. <u>41</u>
3-14	Serial-Bus Start/Stop Conditions and Bit Transfers	. <u>41</u>
3-15	Serial-Bus Protocol Acknowledge	. 42
3-16	Serial-Bus Protocol – Byte Write	. 42
3-17	Serial-Bus Protocol – Byte Read	. <u>43</u>
3-18	Serial-Bus Protocol – Multibyte Read	. <u>43</u>
7-1	Load Circuit And Voltage Waveforms	<u>125</u>
7-2	CLK Timing Waveform	<u>126</u>
7-3	PRST Timing Waveforms	<u>126</u>
7-4	Shared Signals Timing Waveforms	126





List of Tables

2-1	ZGU Terminals Sorted Alphanumerically	<u>15</u>
2-2	ZAJ Terminals Sorted Alphanumerically	<u>17</u>
2-3	XIO2001 Signal Names Sorted Alphabetically	<u>19</u>
2-4	Power Supply Terminals	<u>21</u>
2-5	Ground Terminals	<u>21</u>
2-6	Combined Power Output Terminals	<u>22</u>
2-7	PCI Express Terminals	<u>22</u>
2-8	PCI System Terminals	23
2-9	JTAG Terminals	<u>25</u>
2-10	Miscellaneous Terminals	<u>25</u>
3-1	XIO2001 Reset Options	30
3-2	Initial Flow Control Credit Advertisements	<u>32</u>
3-3	Messages Supported by the Bridge	<u>32</u>
3-4	IRQ Interrupt to MSI Message Mapping	<u>35</u>
3-5	Classic PCI Arbiter Registers	<u>36</u>
3-6	Type 0 Configuration Transaction IDSEL Mapping	37
3-7	Interrupt Mapping In The Code Field	
3-8	EEPROM Register Loading Map	
3-9	Registers Used To Program Serial-Bus Devices	
3-10	Clocking In Low Power States	<u>47</u>
4-1	Classic PCI Configuration Register Map	<u>48</u>
4-2	Command Register Description	<u>50</u>
4-3	Status Register Description	<u>51</u>
4-4	Class Code and Revision ID Register Description	<u>52</u>
4-5	Device Control Base Address Register Description	<u>54</u>
4-6	I/O Base Register Description	<u>55</u>
4-7	I/O Limit Register Description	<u>55</u>
4-8	Secondary Status Register Description	<u>56</u>
4-9	Memory Base Register Description	<u>57</u>
4-10	Memory Limit Register Description	<u>57</u>
4-11	Prefetchable Memory Base Register Description	<u>58</u>
4-12	Prefetchable Memory Limit Register Description	<u>58</u>
4-13	Prefetchable Base Upper 32-Bit Register Description	<u>58</u>
4-14	Prefetchable Limit Upper 32-Bit Register Description	<u>59</u>
4-15	I/O Base Upper 16-Bit Register Description	<u>59</u>
4-16	I/O Limit Upper 16-Bit Register Description	<u>60</u>
4-17	Bridge Control Register Description	<u>61</u>
4-18	Power Management Capabilities Register Description	<u>65</u>
4-19	Power Management Control/Status Register Description	<u>65</u>

XIO2001 PCI Express™ to PCI Bus Translation Bridge



SCPS212	B-MAY 2009-REVISED JULY 2009 www.ti	.com
4-20	PM Bridge Support Extension Register Description	<u>66</u>
4-21	MSI Message Control Register Description	<u>67</u>
4-22	MSI Message Lower Address Register Description	<u>68</u>
4-23	MSI Message Data Register Description	<u>68</u>
4-24	PCI Express Capabilities Register Description	<u>69</u>
4-25	Device Capabilities Register Description	<u>70</u>
4-26	Device Control Register Description	<u>71</u>
4-27	Device Status Register Description	<u>72</u>
4-28	Link Capabilities Register Description	<u>73</u>
4-29	Link Control Register Description	<u>73</u>
4-30	Link Status Register Description	<u>74</u>
4-31	Serial-Bus Slave Address Register Descriptions	<u>76</u>
4-32	Serial-Bus Control and Status Register Description	<u>76</u>
4-33	GPIO Control Register Description	<u>77</u>
4-34	GPIO Data Register Description	<u>78</u>
4-35	Control and Diagnostic Register 0 Description	<u>78</u>
4-36	Control and Diagnostic Register 1 Description	<u>79</u>
4-37	Control and Diagnostic Register 2 Description	80
4-38	Subsystem Access Register Description	80
4-39	General Control Register Description	<u>81</u>
4-40	Clock Control Register Description	<u>83</u>
4-41	Clock Mask Register Description	<u>84</u>
4-42	Clock Run Status Register Description	85
4-43	Clock Control Register Description	86
4-44	Arbiter Request Mask Register Description	<u>87</u>
4-45	Arbiter Time-Out Status Register Description	88
4-46	Serial IRQ Mode Control Register Description	89
4-47	Serial IRQ Edge Control Register Description	89
4-48	Serial IRQ Status Register Description	<u>91</u>
4-49	Pre-Fetch Agent Request Limits Register Description	92
4-50	Cache Timer Transfer Limit Register Description	93
4-51	Cache Timer Lower Limit Register Description	94
4-52	Cache Timer Upper Limit Register Description	94
5-1	PCI Express Extended Configuration Register Map	95
5-2	Uncorrectable Error Status Register Description	96
5-3	Uncorrectable Error Mask Register Description	<u>97</u>
5-4	Uncorrectable Error Severity Register Description	98
5-5	Correctable Error Status Register Description	99
5-6	Correctable Error Mask Register Description	100
5-7	Advanced Error Capabilities and Control Register Description	<u>101</u>
5-8	Secondary Uncorrectable Error Status Register Description	<u>102</u>



XIO2001 PCI Express™ to PCI Bus Translation Bridge

SCPS212B-MAY 2009-REVISED JULY 2009

www.ti.c	com	SCPS212B-MAY 2009-REVISED JULY 2009
5-9	Secondary Uncorrectable Error Mask Register Description	<u>103</u>
5-10	Secondary Uncorrectable Error Severity Register Description	104
5-11	Secondary Error Capabilities and Control Register Description	
5-12	Secondary Header Log Register Description	106
6-1	Device Control Memory Window Register Map	<u>107</u>
6-2	GPIO Control Register Description	108
6-3	GPIO Data Register Description	<u>109</u>
6-4	Serial-Bus Slave Address Register Descriptions	110
6-5	Serial-Bus Control and Status Register Description	<u>111</u>
6-6	Serial IRQ Mode Control Register Description	<u>112</u>
6-7	Serial IRQ Edge Control Register Description	113
6-8	Serial IRQ Status Register Description	114
6-9	Pre-Fetch Agent Request Limits Register Description	116
6-10	Cache Timer Transfer Limit Register Description	<u>117</u>
6-11	Cache Timer Lower Limit Register Description	118
6-12	Cache Timer Upper Limit Register Description	



www.ti.com





1 Introduction

1.1 Features

- Full ×1 PCI Express Throughput
- Fully Compliant with PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0
- Fully Compliant with *PCI Express Base Specification*, Revision 2.0
- Fully Compliant with PCI Local Bus Specification, Revision 2.3
- PCI Express Advanced Error Reporting Capability Including ECRC Support
- Support for D1, D2, D3_{hot}, and D3_{cold}
- Active-State Link Power Management Saves Power When Packet Activity on the PCI Express Link is Idle, Using Both L0s and L1 States
- Wake Event and Beacon Support
- Error Forwarding Including PCI Express Data Poisoning and PCI Bus Parity Errors
- Utilizes 100-MHz Differential PCI Express Common Reference Clock or 125-MHz Single-Ended, Reference Clock
- Optional Spread Spectrum Reference Clock is Supported
- Robust Pipeline Architecture To Minimize Transaction Latency
- Full PCI Local Bus 66-MHz/32-Bit Throughput
- Support for Six Subordinate PCI Bus Masters with Internal Configurable, 2-Level

Prioritization Scheme

- Two Package Options: 12 mm × 12 mm and 7 mm × 7 mm
- Internal PCI Arbiter Supporting Up to 6 External PCI Masters
- Advanced PCI Express Message Signaled Interrupt Generation for Serial IRQ Interrupts
- External PCI Bus Arbiter Option
- PCI Bus LOCK Support
- JTAG/BS for Production Test
- PCI-Express CLKREQ Support
- Clock Run and Power Override Support
- Six Buffered PCI Clock Outputs (25 MHz, 33 MHz, 50 MHz, or 66 MHz)
- PCI Bus Interface 3.3-V and 5.0-V (25 MHz or 33 MHz only at 5.0 V) Tolerance Options
- Integrated AUX Power Switch Drains V_{AUX}
 Power Only When Main Power Is Off
- Five 3.3-V, Multifunction, General-Purpose I/O Terminals
- Memory-Mapped EEPROM Serial-Bus Controller Supporting PCI Express Power Budget/Limit Extensions for Add-In Cards
- Compact Footprint, Lead-Free 144-Ball, ZAJ MicroStar™ BGA or Lead-Free 169-Ball ZGU MicroStar BGA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document.



2 Overview

The Texas Instruments XIO2001 is a PCI Express to PCI local bus translation bridge that provides full PCI Express and PCI local bus functionality and performance.

2.1 Description

The XIO2001 is a single-function PCI Express to PCI translation bridge that is fully compliant to the *PCI Express to PCI/PCI-X Bridge Specification*, Revision 1.0. For downstream traffic, the bridge simultaneously supports up to eight posted and four non-posted transactions. For upstream traffic, up to six posted and four non-posted transactions are simultaneously supported.

The PCI Express interface is fully compliant to the PCI Express Base Specification, Revision 2.0.

The PCI Express interface supports a $\times 1$ link operating at full 250 MB/s packet throughput in each direction simultaneously. Also, the bridge supports the advanced error reporting including extended CRC (ECRC) as defined in the *PCI Express Base Specification*. Supplemental firmware or software is required to fully utilize both of these features.

Robust pipeline architecture is implemented to minimize system latency across the bridge. If parity errors are detected, then packet poisoning is supported for both upstream and downstream operations.

The PCI local bus is fully compliant with the *PCI Local Bus Specification* (Revision 2.3) and associated programming model. Also, the bridge supports the standard PCI-to-PCI bridge programming model. The PCI bus interface is 32-bit and can operate at either 25 MHz, 33 MHz, 50 MHz, or 66 MHz. Also, the PCI interface provides fair arbitration and buffered clock outputs for up to 6 subordinate devices.

Power management (PM) features include active state link PM, PME mechanisms, the beacon and wake protocols, and all conventional PCI D-states. If the active state link PM is enabled, then the link automatically saves power when idle using the L0s and L1 states. PM active state NAK, PM PME, and PME-to-ACK messages are supported. Standard PCI bus power management features provide several low power modes, which enable the host system to further reduce power consumption.

The bridge has additional capabilities including, but not limited to, serial IRQ with MSI messages, serial EEPROM, power override, clock run, PCI Express clock request and PCI bus LOCK. Also, five general-purpose inputs and outputs (GPIOs) are provided for further system control and customization.

2.2 Related Documents

- PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0
- PCI Express Base Specification, Revision 2.0
- PCI Express Card Electromechanical Specification, Revision 2.0
- PCI Local Bus Specification, Revision 2.3
- PCI-to-PCI Bridge Architecture Specification, Revision 1.2
- PCI Bus Power Management Interface Specification, Revision 1.2
- PCI Mobile Design Guide, Revision 1.1
- Serialized IRQ Support for PCI Systems, Revision 6.0



2.3 Documents Conventions

Throughout this data manual, several conventions are used to convey information. These conventions are listed below:

- 1. To identify a binary number or field, a lower case b follows the numbers. For example: 000b is a 3-bit binary field.
- 2. To identify a hexadecimal number or field, a lower case h follows the numbers. For example: 8AFh is a 12-bit hexadecimal field.
- 3. All other numbers that appear in this document that do not have either a b or h following the number are assumed to be decimal format.
- 4. If the signal or terminal name has a bar above the name (for example, GRST), then this indicates the logical NOT function. When asserted, this signal is a logic low, 0, or 0b.
- 5. Differential signal names end with P, N, +, or designators. The P or + designators signify the positive signal associated with the differential pair. The N or designators signify the negative signal associated with the differential pair.
- 6. RSVD indicates that the referenced item is reserved.
- 7. In Sections 4 through 6, the configuration space for the bridge is defined. For each register bit, the software access method is identified in an access column. The legend for this access column includes the following entries:
 - r read access by software
 - u updates by the bridge internal hardware
 - w write access by software
 - c clear an asserted bit with a write-back of 1b by software. Write of zero to the field has no effect
 - s the field may be set by a write of one. Write of zero to the field has no effect
 - na not accessible or not applicable

2.4 Document History

REVISION DATE	REVISION NUMBER	REVISION COMMENTS					
5/2009	_	Initial release					
5/2009	Α	Corrected typos in Table 2-1 and Table 2-2					

2.5 Ordering Information

ORDERING NUMBER	NAME	VOLTAGE	PACKAGE		
XIO2001	PCI-Express to PCI Bridge	3.3-V and 5.0-V tolerant PCI bus I/Os with 3.3-V and 1.5-V power terminals	169-terminal ZGU (Lead-Free) Microstar PBGA		
XIO2001	PCI-Express to PCI Bridge	3.3-V and 5.0-V tolerant PCI bus I/Os with 3.3-V and 1.5-V power terminals	144-terminal ZAJ (Lead-Free) MicroStar PBGA		

2.6 Terminal Assignments

The XIO2001 is available in either a 169-ball ZGU MicroStar BGA or a 144-ball ZAJ MicroStar BGA package.


Figure 2-1 shows a terminal diagram of the ZGU package, and Table 2-1 lists the ZGU terminals sorted alphanumerically.

Figure 2-2 shows a terminal diagram of the ZAJ package, and Table 2-2 lists the ZAJ package terminals sorted alphanumerically.

Table 2-3 shows the terminals by the alphabetically sorted signal names for both packages.

Submit Documentation Feedback Overview 13

Texas Instruments



	1	2	3	4	5	6	7	8	9	10	11	12	13	
N	C/BE[3]	AD25	AD27	AD30	AD31	ĪNTB	PRST	SERIRQ	GPIO0// CLKRUN	GPIO2	GPIO3//SDA	JTAG_TDI	GRST	N
M	AD20	AD22	AD24	AD26	AD28	INTA	INTC	LOCK	GPIO1// PWR_OVRD	GPIO4// SCL	JTAG_TDO	JTAG_TCK	WAKE	М
L	AD18	AD19	AD21	AD23	AD29	M66EN	ĪNTD	VDD_33	JTAG_ TRST#	JTAG_TMS	VSS	PME	VDD_15_ COMB	L
K	AD16	AD17	PCIR	vss	vss	vss	VDD_15	VSS	VDD_33	VSSA	VDD_33_ COMB_IO	REF0_PCIE	REF1_PCIE	K
J	ĪRDY	FRAME	C/BE[2]	VDD_33	VSS	VSS	VSS	VSS	VSS	VSS	VDD_33_ AUX	VDD_33	VDD_33_ COMB	J
н	TRDY	DEVSEL	VDD_33	vss	VSS	VSS	VSS	VSS	VSS	VDD_15	PERST	VSSA	VDDA_15	н
G	STOP	PERR	SERR#	VDD_15	VSS	VSS	VSS	VSS	vss	VDD_15	VSSA	TXN	TXP	G
F	PAR	C/BE[1]	CLK	vss	VSS	VSS	VSS	VSS	vss	VDD_15	VSS	VSS	VDDA_15	F
E	AD15	AD14	AD13	VDD_33	vss	vss	VSS	vss	vss	VSSA	VSSA	RXN	RXP	E
D	AD12	AD11	AD8	VSS	VDD_33	VSS	VDD_15	VSS	VDD_33	VSS	CLKREQ	VREG_PD33	VDDA_33	D
С	AD10	AD9	AD7	AD5	AD0	GNT1	VDD_33	REQ3	REQ4	EXT_ARB_EN	VSSA	REFCLK-	REFCLK+	С
В	C/BE[0]	AD6	AD3	AD2	CLKOUT0	CLKOUT1	CLKOUT3	GNT2	GNT3	GNT5	CLKOUT6	PCLK66_SEL	REFCLK125 _SEL	В
A	PCIR	AD4	AD1	REQ0	GNT0	REQT	CLKOUT2	REQ2	CLKOUT4	CLKOUT5	GNT4	REQ5	CLKRUN_EN	A
,	1	2	3	4	5	6	7	8	9	10	11	12	13	

Figure 2-1. XIO2001 ZGU MicroStar BGA Package (Bottom View)





www.ti.com

Table 2-1. ZGU Terminals Sorted Alphanumerically

BALL	SIGNAL NAME	BALL	SIGNAL NAME	BALL	SIGNAL NAME
A01	PCIR	D06	VSS	G11	VSSA
A02	AD4	D07	VDD_15	G12	TXN
A03	AD1	D08	VSS	G13	TXP
A04	REQ0	D09	VDD_33	H01	TRDY
A05	GNT0	D10	VSS	H02	DEVSEL
A06	REQ1	D11	CLKREQ	H03	VDD_33
A07	CLKOUT2	D12	VREG_PD33	H04	VSS
A08	REQ2	D13	VDDA_33	H05	VSS
A09	CLKOUT4	E01	AD15	H06	VSS
A10	CLKOUT5	E02	AD14	H07	VSS
A11	GNT4	E03	AD13	H08	VSS
A12	REQ5	E04	VDD_33	H09	VSS
A13	CLKRUN_EN	E05	VSS	H10	VDD_15
B01	C/BE[0]	E06	VSS	H11	PERST
B02	AD6	E07	VSS	H12	VSSA
B03	AD3	E08	VSS	H13	VDDA_15
B04	AD2	E09	VSS	J01	IRDY
B05	CLKOUT0	E10	VSSA	J02	FRAME
B06	CLKOUT1	E11	VSSA	J03	<u>C/BE[2]</u>
B07	CLKOUT3	E12	RXN	J04	VDD_33
B08	GNT2	E13	RXP	J05	VSS
B09	GNT3	F01	PAR	J06	VSS
B10	GNT5	F02	C/BE[1]	J07	VSS
B11	CLKOUT6	F03	CLK	J08	VSS
B12	PCLK66_SEL	F04	VSS	J09	VSS
B13	RECLK125_SEL	F05	VSS	J10	VSS
C01	AD10	F06	VSS	J11	VDD_33_AUX
C02	AD9	F07	VSS	J12	VDD_33
C03	A7	F08	VSS	J13	VDD_33_COMB
C04	A5	F09	VSS	K01	AD16
C05	A0	F10	VDD_15	K02	AD17
C06	GNT1	F11	VSS	K03	PCIR
C07	VDD_33	F12	VSS	K04	VSS
C08	REQ3	F13	VDD_15	K05	VSS
C09	REQ4	G01	STOP	K06	VSS
C10	EXT_ARB_EN	G02	PERR	K07	VDD_15
C11	VSSA	G03	SERR	K08	VSS
C12	REFCLK-	G04	VDD_15	K09	VDD_33
C13	REFCLK+	G05	VSS	K10	VSSA
D01	AD12	G06	VSS	K11	VDD_33_COMB_IO
D02	AD11	G07	VSS	K12	REF0_PCIE
D03	AD8	G08	VSS	K13	REF1_PCIE
D04	VSS	G09	VSS	L01	AD18
D05	VDD_33	G10	VDD_15	L02	AD19



Table 2-1. ZGU Terminals Sorted Alphanumerically (continued)

BALL	SIGNAL NAME	BALL	SIGNAL NAME	BALL	SIGNAL NAME
L03	AD21	M03	AD24	N03	AD27
L04	AD23	M04	AD26	N04	AD30
L05	AD29	M05	AD28 N05 AD31		AD31
L06	M66EN	M06	INTA	N06	INTB
L07	INTD	M07	INTC	N07	PRST
L08	VDD_33	M08	LOCK	N08	SERIRQ
L09	JTAG_TRST	M09	GPIO // PWR_OVRD	N09	GPIO0 // CLKRUN
L10	JTAG_TMS	M10	GPIO4 // SCL	N10	GPIO2
L11	VSS	M11	JTAG_TD0	N11	GPIO3 // SDA
L12	PME	M12	JTAG_TCK	N12	JTAG_TDI
L13	VDD_15_COMB	M13	WAKE	N13	GRST
M01	AD20	N01	C/BE[3]		
M02	AD22	N02	AD25		

	1	2	3	4	5	6	7	8	9	10	11	12	13	
N	AD21	AD24	AD27	AD28	AD31	INTA	INTD	LOCK	GPIO0// CLKRUN	GPIO2	JTAG_TDO	JTAG_TCK	VDD_15_ COMB	N
M	AD18	AD22	C/BE[3]	AD25	AD29	M66EN	INTC	SERIRQ	GPIO1// PWR_OVRD	GPIO4_ SCL	GRST	PME	REF0_PCIE	М
L	AD16	AD20	AD23	AD26	AD30	ĪNTB	PRST	GPIO3//SDA	JTAG_ TRST	JTAG_TDI	JTAG_TMS	WAKE	REF1_PCIE	L
K	C/BE[2]	AD19	AD17								VDD_33_ COMB_IO	VDD_33_ COMB	VDD_15	K
J	FRAME	TRDY	PCIR		VSS	VSS	VDD_15	VDD_15	VSS		VDD_33	VDD_33_ AUX	VSSA	J
Н	STOP	DEVSEL	ĪRDY		vss	VDD_33	VDD_33	VDD_15	VSS		PERST	VDDA_15	TXP	н
G	PAR	SERR	PERR		vss	VDD_33	VDD_33	VDD_15	VSSA		VDD_15	VSSA	TXN	G
F	CLK	AD15	C/BE[1]		VSS	VDD_33	VDD_33	VDD_33	vss		VDD_15	VSS	VSSA	F
E	AD13	AD12	AD14		VDD_33	VSS	VSS	VSS	VSS		VREG_PD33	VDDA_15	RXP	E
D	AD11	AD9	PCIR								CLKREQ	VSSA	RXN	D
С	AD10	C/BE[0]	AD5	AD2	AD1	REQ1	REQ2	REQ3	REQ5	CLKOUT6	CLKRUN_EN	VDDA_33	REFCLK+	С
В	AD8		AD6	AD0	CLKOUT0	CLKOUT1	CLKOUT2	GNT2	GNT3	GNT4	GNT5	VSSA	REFCLK-	В
Α	AD7	AD4	AD3	REQ0	GNT0	GNT1	CLKOUT3	CLKOUT4	REQ4	CLKOUT5	PCLK66_ SEL	EXT_ARB_ EN	REFCLK125 _SEL	A
	1	2	3	4	5	6	7	8	9	10	11	12	13	

Figure 2-2. XIO2001 ZAJ MicroStar BGA Package (Bottom View)





Table 2-2. ZAJ Terminals Sorted Alphanumerically

BALL	SIGNAL NAME	BALL	SIGNAL NAME	BALL	SIGNAL NAME
A01	AD7	D06	No ball	G11	VDD_15
A02	AD4	D07	No ball	G12	VSSA
A03	AD3	D08	No ball	G13	TXN
A04	REQ0	D09	No ball	H01	STOP
A05	GNT0	D10	No ball	H02	DEVSEL
A06	GNT1	D11	CLKREQ	H03	ĪRDY
A07	CLKOUT3	D12	VSSA	H04	No ball
A08	CLKOUT4	D13	RXN	H05	VSS
A09	REQ4	E01	AD13	H06	VDD_33
A10	CLKOUT5	E02	AD12	H07	VDD_33
A11	PCLK66_SEL	E03	AD14	H08	VDD_15
A12	EXT_ARB_EN	E04	No ball	H09	VSS
A13	REFCLK125_SEL	E05	VDD_33	H10	No ball
B01	AD8	E06	VSS	H11	PERST
B02	No ball	E07	VSS	H12	VDDA_15
B03	AD6	E08	VSS	H13	TXP
B04	AD0	E09	VSS	J01	FRAME
B05	CLKOUT0	E10	No ball	J02	TRDY
B06	CLKOUT1	E11	VREG_PD33	J03	PCIR
B07	CLKOUT2	E12	VDD_15	J04	No ball
B08	GNT2	E13	RXP	J05	VSS
B09	GNT3	F01	CLK	J06	VSS
B10	GNT4	F02	AD15	J07	VDD_15
B11	GNT5	F03	C/BE[1]	J08	VDD_15
B12	VSSA	F04	No ball	J09	VSS
B13	REFCLK-	F05	VSS	J10	No ball
C01	AD10	F06	VDD_33	J11	VDD_33
C02	C/BE[0]	F07	VDD_33	J12	VDD_33_AUX
C03	AD5	F08	VDD_33	J13	VSSA
C04	AD2	F09	VSS	K01	C/BE[2]
C05	AD1	F10	No ball	K02	AD19
C06	REQ1	F11	VDD_15	K03	AD17
C07	REQ2	F12	VSS	K04	No ball
C08	REQ3	F13	VSSA	K05	No ball
C09	REQ5	G01	PAR	K06	No ball
C10	CLKOUT6	G02	SERR	K07	No ball
C11	CLKRUN_EN	G03	PERR	K08	No ball
C12	VDDA_33	G04	No ball	K09	No ball
C13	REFCLK+	G05	VSS	K10	No ball
D01	AD11	G06	VDD_33	K11	VDD_33_COMB_IO
D02	AD9	G07	VDD_33	K12	VDD_33_COMB
D03	PCIR	G08	VDD_15	K13	VDD_15
D04	No ball	G09	VSSA	L01	AD16
D05	No ball	G10	No ball	L02	AD20

Submit Documentation Feedback

Texas Instruments



Table 2-2. ZAJ Terminals Sorted Alphanumerically (continued)

BALL	SIGNAL NAME	BALL	SIGNAL NAME	BALL	SIGNAL NAME
L03	AD23	M03	C/BE[3]	N03	AD27
L04	AD26	M04	AD25	N04	AD28
L05	AD30	M05	AD29	N05	AD31
L06	INTB	M06	M66EN	N06	INTA
L07	PRST	M07	INTC	N07	INTD
L08	GPIO3 // SDA	M08	SERIRQ	N08	LOCK
L09	JTAG_TRST	M09	GPIO // PWR_OVRD	N09	GPIO0 // CLKRUN
L10	JTAG_TD1	M10	GPIO4 // SCL	N10	GPIO2
L11	JTAG_TMS	M11	GRST	N11	JTAG_TDO
L12	WAKE	M12	PME	N12	JTAG_TCK
L13	REF1_PCIE	M13	REF0_PCIE	N13	VDD_15_COMB_IO
M01	AD18	N01	AD21		
M02	AD22	N02	AD24		



www.ti.com

Table 2-3. XIO2001 Signal Names Sorted Alphabetically

SIGNAL NAME	ZGU BALL#	ZAJ BALL#	SIGNAL NAME	NAME ZGU BALL # ZAJ BALL	
AD0	C05	B04	CLKOUT5	A10	A10
AD1	A03	C05	CLKOUT6	B11	C10
AD2	B04	C04	CLKREQ	D11	D11
AD3	B03	A03	CLKRUN_EN	A13	C11
AD4	A02	A02	DEVSEL	H02	H02
AD5	C04	C03	EXT_ARB_EN	C10	A12
AD6	B02	B03	FRAME	J02	J01
AD7	C03	A01	GNT0	A05	A05
AD8	D03	B01	GNT1	C06	A06
AD9	C02	D02	GNT2	B08	B08
AD10	C01	C01	GNT3	B09	B09
AD11	D02	D01	GNT4	A11	B10
AD12	D01	E02	GNT5	B10	B11
AD13	E03	E01	GPIO0 // CLKRUN	N09	N09
AD14	E02	E03	GPIO1 // PWR_OVRD	M09	M09
AD15	E01	F02	GPIO2	N10	N10
AD16	K01	L01	GPIO3 // SDA	N11	L08
AD17	K02	K03	GPIO4 // SCL	M10	M10
AD18	L01	M01	GRST	N13	M11
AD19	L02	K02	ĪNTA	M06	N06
AD20	M01	L02	INTB	N06	L06
AD21	L03	N01	INTC	M07	M07
AD22	M02	M02	ĪNTD	L07	N07
AD23	L04	L03	ĪRDY	J01	H03
AD24	M03	N02	JTAG_TCK	M12	N12
AD25	N02	M04	JTAG_TDI	N12	L10
AD26	M04	L04	JTAG_TDO	M11	N11
AD27	N03	N03	JTAG_TMS	L10	L11
AD28	M05	N04	JTAG-TRST	L09	L09
AD29	L05	M05	LOCK	M08	N08
AD30	N04	L05	M66EN	L06	M06
AD31	N05	N05	PAR	F01	G01
C/BE[0]	B01	C02	PCLK66_SEL	B12	A11
C/BE[1]	F02	F03	PCIR	A01	D03
C/BE[2]	J03	K01		K03	J03
C/BE[3]	N01	M03	PERR	G02	G03
CLK	F03	F01	PERST	H11	H11
CLKOUT0	B05	B05	PME	L12	M12
CLKOUT1	B06	B06			L07
CLKOUT2	A07	B07	REF0_PCIE	K12	M13
CLKOUT3	B07	A07	REF1_PCIE	K13	L13
CLKOUT4	A09	A08	REFCLK-	C12	B13





Table 2-3. XIO2001 Signal Names Sorted Alphabetically (continued)

SIGNAL NAME	ZGU BALL#	ZAJ BALL#	SIGNAL NAME	ZGU BALL #	ZAJ BALL#
REFCLK+	C13	C13	V _{SS}	K05	J05
RECLK125_SEL	B13	A13		K06	J06
REQ0	A04	A04		K08	J09
REQ1	A06	C06		L11	H09
REQ2	A08	C07		J10	E09
REQ3	C08	C08		D10	E08
REQ4	C09	A09		D08	E07
REQ5	A12	C09		D06	F12
RXN	E12	D13		E05	F09
RXP	E13	E13		E06	
SERIRQ	N08	M08		E07	
SERR	G03	G02		E08	
STOP	G01	H01		E09	
TRDY	H01	J02		F05	
TXN	G12	G13		F06	
TXP	G13	H13		F07	
V _{DD_15}	G04	J08		F08	
_	K07	H08		F09	
	D07	J07		G05	
	L13	G08		G06	
	H10	N13		G07	
	G10	K13		G08	
	F10	G11		G09	
		F11		H05	
V _{DD_33}	E04	E05		H06	
	H03	G06		H07	
	J04	H07		H08	
	L08	G07		H09	
	K09	H06		J05	
	D09	F08		J06	
	C07	F07		J07	
	D05	F06		J08	
	J12	J11		J09	
√ _{DD_33_AUX}	J11	J12		F12	
V _{DD_33_COMB}	J13	K12		F11	
V _{DD_33_} COMBIO	K11	K11	V _{SSA}	K10	G09
√ _{DDA_15}	F13	E12		C11	B12
	H13	H12		H12	J13
V _{DDA_33}	D13	C12		G11	G12
V _{REG_PD33}	D12	E11		E11	F13
V _{SS}	D04	E06		E10	D12
	F04	F05	WAKE	M13	L12
	K04	H05			

www.ti.com

2.7 Terminal Descriptions

The following tables give a description of the terminals. These terminals are grouped in tables by functionality. Each table includes the terminal name, terminal number, I/O type, and terminal description.

The following list describes the different input/output cell types that appear in the terminal description tables:

- HS DIFF IN = High speed differential input
- HS DIFF OUT = High speed differential output
- PCI BUS = PCI bus 3-state bidirectional buffer with 3.3-V or 5.0-V clamp rail.
- LV CMOS = 3.3-V low voltage CMOS input or output with 3.3-V clamp rail
- BIAS = Input/output terminals that generate a bias voltage to determine a driver's operating current
- Feed through = these terminals connect directly to macros within the part and not through an input or output cell.
- PWR = Power terminal
- GND = Ground terminal

Table 2-4. Power Supply Terminals

					- · · · · · · · · · · · · · · · · · · ·				
SIGNAL	ZGU BALL #	ZAJ BALL#	I/O TYPE	EXTERNAL PARTS	DESCRIPTION				
PCIR	A01, K03	D03, J03	I/O	Resistor	PCI Rail. 5.0-V or 3.3-V PCI bus clamp voltage to set maximum I/O voltage tolerance of the secondary PCI bus signals. Connect this terminal to the secondary PCI bus I/O clamp rail through a $1 \mathrm{k}\Omega$ resistor.				
V _{DD_15}	G04, K07, D07, L13, H10, G10, F10	J08, H08, J07, G08, N13, K13, G11, F11	PWR	Bypass capacitors	1.5-V digital core power terminals				
V _{DDA_15}	F13, H13	E12, H12	PWR	Pi filter	1.5-V analog power terminal				
V _{DD_33}	E04, H03, J04, L08, K09, D09, C07, D05, J12	E05, G06, H07, G07, H06, F08, F07, F06, J11	PWR	Bypass capacitors	3.3-V digital I/O power terminal				
V _{DD_33_AUX}	J11	J12	PWR	Bypass capacitors	3.3-V auxiliary power terminal Note: This terminal is connected to V _{SS} through a pulldown resistor if no auxiliary supply is present.				
V _{DDA_33}	D13	C12	PWR	Pi filter	3.3-V analog power terminal				

Table 2-5. Ground Terminals

SIGNAL	ZGU BALL#	ZAJ BALL#	I/O TYPE	DESCRIPTION
Vss	D04, F04, H04, K04, K05, K06, K08, L11, J10, D10, D08, D06, F11, F12	E06, F05, G05, H05, J05, J06, J09, H09, E09, E08, E07, F12 ,F09	GND	Digital ground terminals
V _{SS}	E05, E06, E07, E08, E09, F05, F06, F07, F08, F09, G05, G06, G07, G08, G09, H05, H06, H07, H08, H09, J05, J06, J07, J08, J09		GND	Ground terminals for thermally-enhanced package
V _{SSA}	K10, C11, H12, G11, E11, E10	G09, B12, J13, G12, F13, D12	GND	Analog ground terminal

Submit Documentation Feedback Overview 21



Table 2-6. Combined Power Output Terminals

SIGNAL	ZGU BALL#	ZAJ BALL#	I/O TYPE	EXTERNAL PARTS	DESCRIPTION
V _{DD_15_COMB}	L13	N13	Feed	Bypass	Internally-combined 1.5-V main and V_{AUX} power output for external bypass capacitor filtering. Supplies all internal 1.5-V circuitry powered by V_{AUX} .
			through	to ot	Caution: Do not use this terminal to supply external power to other devices.
V _{DD_33_COMB}	J13	K12	Feed through	Bypass capacitors	Internally-combined 3.3-V main and V_{AUX} power output for external bypass capacitor filtering. Supplies all internal 3.3-V circuitry powered by V_{AUX} .
			unougn	Capacitors	Caution: Do not use this terminal to supply external power to other devices.
V _{DD_33_COMBIO}	K11	K11	Feed	Bypass	Internally-combined 3.3-V main and V_{AUX} power output for external bypass capacitor filtering. Supplies all internal 3.3-V input/output circuitry powered by V_{AUX} .
			through	capacitors	Caution: Do not use this terminal to supply external power to other devices.

Table 2-7. PCI Express Terminals

SIGNAL	ZGU BALL#	ZAJ BALL#	I/O TYPE	CELL TYPE	CLAMP RAIL	EXTERNAL PARTS	DESCRIPTION
CLKREQ	D11	D11	0	LV CMOS	V _{DD_33} _ COMBIO		Clock request. When asserted low, requests upstream device start clock in cases where clock may be removed in L1.
						_	Note: Since CLKREQ is an open-drain output buffer, a system side pullup resistor is required.
PERST	H11	H11	I	LV CMOS	V _{DD_33} _ сомвіо	_	PCI Express reset input. The PERST signal identifies when the system power is stable and generates an internal power on reset.
							Note: The PERST input buffer has hysteresis.
REFCLK12 5_SEL	B13	A13	I	LV CMOS	V _{DD_33}		Reference clock select. This terminal selects the reference clock input.
						Pullup or pulldown resistor	0 = 100-MHz differential common reference clock used.
							1 = 125-MHz single-ended, reference clock used.
REFCLK+	C13	C13	DI	HS DIFF IN	V_{DD_33}	_	Reference clock. REFCLK+ and REFCLK- comprise the differential input pair for the 100-MHz system reference clock. For a single-ended, 125-MHz system reference clock, use the REFCLK+ input.
REFCLK-	C12	B13	DI	HS DIFF IN	V _{DD_33}	Capacitor for V _{SS} for single- ended node	Reference clock. REFCLK+ and REFCLK-comprise the differential input pair for the 100-MHz system reference clock. For a single-ended, 125-MHz system reference clock, attach a capacitor from REFCLK- to Vss.
REF0_PCIE REF1_PCIE	K12 K13	M13 L13	I/O	BIAS	_	External resistor	External reference resistor + and – terminals for setting TX driver current. An external resistance of 14,532- Ω is connected between REF0_PCIE and REF1_PCIE terminals. To eliminate the need for a custom resistor, two series resistors are recommended: a 14.3-k Ω , 1% resistor and a 232- Ω , 1% resistor.
RXP RXN	E13 E12	E13 D13	DI	HS DIFF IN	V _{SS}	_	High-speed receive pair. RXP and RXN comprise the differential receive pair for the single PCI Express lane supported.





Table 2-7. PCI Express Terminals (continued)

SIGNAL	ZGU BALL#	ZAJ BALL#	I/O TYPE	CELL TYPE	CLAMP RAIL	EXTERNAL PARTS	DESCRIPTION
TXP TXN	G13 G12	H13 G13	DO	HS DIFF OUT	V _{DD_15}	Series capacitor	High-speed transmit pair. TXP and TXN comprise the differential transmit pair for the single PCI Express lane supported.
WAKE	M13	L12	0	LV CMOS	V _{DD_33} _ сомвіо	_	Wake is an active low signal that is driven low to reactivate the PCI Express link hierarchy's main power rails and reference clocks. Note: Since WAKE is an open-drain output buffer, a system side pullup resistor is required.

Table 2-8. PCI System Terminals

AD31		DESCRIPTION	EXTERNAL PARTS	CLAMP RAIL	CELL TYPE	I/O TYPE	ZAJ BALL #	ZGU BALL#	SIGNAL
AD30		PCI address data lines							AD31
AD28		1 Of address data lifes		1 One	1 Of Bus	1/0			
AD28									
AD27 N03 N03 N03 AD26 M04 L04 AD25 N02 M04 AD24 M03 N02 AD23 L04 L03 AD22 M02 M02 AD21 L03 N01 AD20 M01 L02 AD19 L02 K02 AD18 L01 M01 AD17 K02 K03 AD16 K01 E01 F02 AD14 E02 E03 AD14 E02 E03 AD14 E02 E03 AD11 D02 D01 AD10 C01 C01 C01 AD9 C02 D02 AD8 D03 B01 AD7 C03 AD1 AD1 AD2 B04 C04 AD1 AD2 B04 AD3 AD3 B03 A03 AD5 C04 AD2 B04 AD3 B03 AD3 AD5 C04 AD3 B03 AD3 AD5 B04 C04									
AD26									
AD25 N02 M04 N02 AD24 M03 N02 AD23 L04 L03 AD22 M02 M02 M02 AD21 L03 N01 AD20 M01 L02 AD19 L02 K02 AD18 L01 M01 AD17 K02 K03 AD16 K01 L01 AD15 E01 F02 AD14 E02 E03 AD13 E03 E01 AD12 D01 E02 AD11 D02 D01 AD10 C01 C01 AD9 C02 D02 AD8 D03 B01 AD7 C03 AO1 AD1 AD1 C03 AO1 AD1 AD1 AD1 C04 AD1									
AD24 M03 N02 AD23 L04 L03 AD22 M02 M02 AD21 L03 N01 AD20 M01 L02 AD19 L02 K02 AD18 L01 M01 AD17 K02 K03 AD16 K01 L01 AD15 E01 F02 AD18 E03 E01 AD12 D01 E02 AD11 D02 D01 AD10 C01 C01 AD9 C02 D02 AD8 D03 B01 AD7 C03 AD1									
AD23									
AD22 M02 M02 AD21 L03 N01 AD20 M01 L02 AD19 L02 K02 AD18 L01 M01 AD17 K02 K03 AD16 K01 L01 AD15 E01 F02 AD14 E02 E03 AD13 E03 E01 AD12 D01 E02 AD11 D02 D01 AD10 C01 C01 AD9 C02 D02 AD8 D03 AD1 AD7 C03 A01 AD7 C03 A01 AD7 C03 A01 AD6 B02 B03 AD5 C04 C03 AD3 B03 AD3 B03 AD3 B03 B03 AD3 AD2 B04 C04							-		
AD21									
AD20							-		
AD19									
AD18									_
AD17 K02 K03 AD16 K01 L01 AD15 E01 F02 AD14 E02 E03 AD13 E03 E01 AD12 D01 E02 AD11 D02 D01 AD10 C01 C01 AD9 C02 D02 AD8 D03 B01 AD7 C03 A01 AD6 B02 B03 AD5 C04 C03 AD4 A02 A02 AD3 B03 A03 AD2 B04 C04									
AD16 K01 L01 F02 AD15 E01 F02 AD14 E02 E03 AD13 E03 E01 AD12 D01 E02 AD11 D02 AD11 AD10 C01 C01 AD9 C02 D02 AD8 D03 B01 AD7 C03 A01 AD6 B02 B03 AD5 C04 A02 AD3 B03 AD3 B03 AD2 B04 C04									
AD15									
AD14 E02 E03 AD13 E03 E01 AD12 D01 E02 AD11 D02 D01 AD10 C01 C01 AD9 C02 D02 AD8 D03 B01 AD7 C03 A01 AD6 B02 B03 AD5 C04 C03 AD4 A02 A02 AD3 B03 A03 AD2 B04 C04			_						
AD13 E03 E01 AD12 D01 E02 AD11 D02 D01 AD10 C01 C01 AD9 C02 D02 AD8 D03 B01 AD7 C03 A01 AD6 B02 B03 AD5 C04 C03 AD4 A02 A02 AD3 B03 A03 AD2 B04 C04									
AD12 D01 E02 AD11 D02 D01 AD10 C01 C01 AD9 C02 D02 AD8 D03 B01 AD7 C03 A01 AD6 B02 B03 AD5 C04 C03 AD4 A02 A02 AD3 B03 A03 AD2 B04 C04									
AD11 D02 D01 AD10 C01 C01 AD9 C02 D02 AD8 D03 B01 AD7 C03 AO1 AD6 B02 B03 AD5 C04 C03 AD4 AD6 AD5 C04 AO2 AD8 B03 AO3 AD2 B04 C04									
AD10									
AD9							C01		
AD8 D03 B01 AD7 C03 A01 AD6 B02 B03 AD5 C04 C03 AD4 A02 A02 AD3 B03 A03 AD2 B04 C04									
AD7 C03 A01 AD6 B02 B03 AD5 C04 C03 AD4 A02 A02 AD3 B03 A03 AD2 B04 C04							-		
AD6 B02 B03 AD5 C04 C03 AD4 A02 A02 AD3 B03 A03 AD2 B04 C04									
AD5									
AD4									
AD3 B03 A03 AD2 B04 C04									
AD2 B04 C04									
AD0 C05 B04									
C/BE[3] N01 M03 I/O PCI Bus PCIR PCI command byte enables		PCI command byte enables		PCIR	PCI Bus	I/O		N01	C/BE[3]
C/BE[2] J03 K01									C/BE[2]
C/BE(1)			_					F02	
C/BE[0] B01 C02							C02	B01	C/BE[0]
CLK F03 F01 I PCI Bus PCIR _ PCI clock input. This is the clock input to t	o the		_	PCIR	PCI Bus	I	F01	F03	CLK
PCI bus core.									
CLKOUT0 B05 B05 O PCI Bus PCIR PCI clock outputs. These clock outputs are	are	PCI clock outputs. These clock outputs ar		PCIR	PCI Bus	0			
CLKOUT1 B06 B06 used to clock the PCI bus. If the bridge PCI	PCI	used to clock the PCI bus. If the bridge P							
CLKOUT2 A07 B07 bus clock outputs are used, then CLKOUT	UT6	bus clock outputs are used, then CLKOU							
CLKOUT3 B07 A07 — must be connected to the CLK input.		must be connected to the CLK input.	_						
CLKOUT4									
CLKOUT5 A10 A10 A10								A10	
CLKOUT6 B11 C10									
DEVSEL H02 H02 I/O PCI Bus PCIR Pullup PCI device select		PCI device select	Pullup	PCIR	PCI Bus	I/O	H02	H02	DEVSEL
resistor per									
PCI spec			PCI spec						

Submit Documentation Feedback Overview 23



Table 2-8. PCI System Terminals (continued)

SIGNAL	ZGU BALL#	ZAJ BALL#	I/O TYPE	CELL TYPE	CLAMP RAIL	EXTERNAL PARTS	DESCRIPTION
FRAME	J02	J01	I/O	PCI Bus	PCIR	Pullup resistor per PCI spec	PCI frame
GNT5 GNT4 GNT3 GNT2 GNT1 GNT0	B10 A11 B09 B08 C06 A05	B11 B10 B09 B08 A06 A05	0	PCI Bus	PCIR	-	PCI grant outputs. These signals are used for arbitration when the PCI bus is the secondary bus and an external arbiter is not used. GNT0 is used as the REQ for the bridge when an external arbiter is used.
INTA INTB INTC INTD	M06 N06 M07 L07	N06 L06 M07 N07	I	PCI Bus	PCIR	Pullup resistor per PCI spec	PCI interrupts A–D. These signals are interrupt inputs to the bridge on the secondary PCI bus.
ĪRDY	J01	H03	I/O	PCI Bus	PCIR	Pullup resistor per PCI spec	PCI initiator ready
LOCK	M08	N08	I/O	PCI Bus	PCIR	Pullup resistor per PCI spec	This terminal functions as PCI LOCK when bit 12 (LOCK_EN) is set in the general control register (see Section 4.65). Note: In lock mode, an external pullup resistor is required to prevent the LOCK signal from floating.
M66EN	L06	M06	I	PCI Bus	PCIR	Pullup resistor per PCI spec	66-MHz mode enable 0 = Secondary PCI bus and clock outputs operate at 33 MHz. If PCLK66_SEL is low then the frequency will be 25 MHz. 1 = Secondary PCI bus and clock outputs operate at 66 MHz. If PCLK66_SEL is low then the frequency will be 50 MHz.
PAR	F01	G01	I/O	PCI Bus	PCIR	_	PCI bus parity
PERR	G02	G03	I/O	PCI Bus	PCIR	Pullup resistor per PCI spec	PCI parity error
PME	L12	M12	1	LV CMOS	V _{DD_33} _ сомвіо	Pullup resistor per PCI spec	Pullup resistor per PCI spec PCI power management event. This terminal may be used to detect PME events from a PCI device on the secondary bus.
REQ5 REQ4 REQ3 REQ2 REQ1 REQ0	A12 C09 C08 A08 A06 A04	C09 A09 C08 C07 C06 A04	I	PCI Bus	PCIR	If unused, a weak pullup resistor per PCI spec	Note: The PME input buffer has hysteresis. PCI request inputs. These signals are used for arbitration on the secondary PCI bus when an external arbiter is not used. REQ0 is used as the GNT for the bridge when an external arbiter is used.
PRST	N07	L07	0	PCI Bus	PCIR	-	PCI reset. This terminal is an output to the secondary PCI bus.
SERR	G03	G02	I/O	PCI Bus	PCIR	Pullup resistor per PCI spec	PCI system error
STOP	G01	H01	I/O	PCI Bus	PCIR	Pullup resistor per PCI spec	PCI stop
TRDY	H01	J02	I/O	PCI Bus	PCIR	Pullup resistor per PCI spec	PCI target ready



Table 2-9. JTAG Terminals

SIGNAL	ZGU	ZAJ	I/O	CELL	CLAMP	EXTERNAL	DESCRIPTION
SIGNAL	BALL #	BALL #	TYPE	TYPE	RAIL	PARTS	DESCRIPTION
JTAG_TCK	M12	N12	I	LV CMOS	V_{DD_33}		JTAG test clock input. This signal provides the clock for the internal TAP controller.
						Optional pullup resistor	Note : This terminal has an internal active pullup resistor. The pullup is active at all times.
							Note : This terminal should be tied to ground or pulled low if JTAG is not required.
JTAG_TDI	N12	L10	I	LV CMOS	V_{DD_33}		JTAG test data input. Serial test instructions and data are received on this terminal.
						Optional pullup resistor	Note : This terminal has an internal active pullup resistor. The pullup is active at all times.
							Note : This terminal can be left unconnected if JTAG is not required.
JTAG_TDO	M11	N11	0	LV CMOS	V _{DD_33}		JTAG test data output. This terminal the serial output for test instructions and data.
						_	Note : This terminal can be left unconnected if JTAG is not required.
JTAG_TMS	L10	L11	I	LV CMOS	V _{DD_33}		JTAG test mode select. The signal received at JTAG_TMS is decoded by the internal TAP controller to control test operations.
						Optional pullup resistor	Note : This terminal has an internal active pullup resistor. The pullup is active at all times.
							Note : This terminal can be left unconnected if JTAG is not required.
JTAG_TRS T	L09	L09	I	LV CMOS	V_{DD_33}		JTAG test reset. This terminal provides Optional for asynchronous initialization of the TAP controller.
						Optional pullup resistor	Note : This terminal has an internal active pullup resistor. The pullup is active at all times.
							Note : This terminal should be tied to ground or pulled low if JTAG is not required.

Table 2-10. Miscellaneous Terminals

SIGNAL	ZGU BALL#	ZAJ BALL#	I/O TYPE	CELL TYPE	CLAMP RAIL	EXTERNAL PARTS	DESCRIPTION
CLKRUN_E N	A13	C11	I	LV CMOS	V _{DD_33}	Optional pullup resistor	Clock run enable 0 = Clock run support disabled 1 = Clock run support enabled Note: The CLKRUN_EN input buffer has an internal active pulldown. This pulldown is active at all times.
EXT_ARB_ EN	C10	A12	I	LV CMOS	V _{DD_33}	Optional pullup resistor	External arbiter enable 0 = Internal arbiter enabled 1 = External arbiter enabled Note: The EXT_ARB_EN input buffer has an internal active pulldown. This pulldown is active at all times.



Table 2-10. Miscellaneous Terminals (continued)

SIGNAL	ZGU BALL#	ZAJ BALL#	I/O TYPE	CELL TYPE	CLAMP RAIL	EXTERNAL PARTS	DESCRIPTION
GPIO0 // CLKRUN	N09	N09	I/O	LV CMOS	V _{DD_33}	Optional pullup	General-purpose I/O 0/clock run. This terminal functions as a GPIO controlled by bit 0 (GPIO0_DIR) in the GPIO control register (see Section 4.59) or the clock run terminal. This terminal is used as clock run input when the bridge is placed in clock run mode.
						resistor	Note: In clock run mode, an external pullup resistor is required to prevent the CLKRUN signal from floating. Note: This terminal has an internal active
							pullup resistor. The pullup is only active when reset is asserted or when the GPIO is configured as an input.
GPIO1 // PWR_OVR D	M09	M09	I/O	LV CMOS	V _{DD_33}	-	General-purpose I/O 1/power override. This terminal functions as a GPIO controlled by bit 1 (GPIO1_DIR) in the GPIO control register (see Section 4.59) or the power override output terminal. GPIO1 becomes PWR_OVRD when bits 22:20 (POWER_OVRD) in the general control register are set to 001b or 011b (see Section 4.65).
							Note : This terminal has an internal active pullup resistor. The pullup is only active when reset is asserted or when the GPIO is configured as an input.
GPIO2	N10	N10	I/O	LV CMOS	V _{DD_33}	_	General-purpose I/O 2. This terminal functions as a GPIO controlled by bit 2 (GPIO2_DIR) in the GPIO control register (see Section 4.59).
							Note : This terminal has an internal active pullup resistor. The pullup is only active when reset is asserted or when the GPIO is configured as an input.
GPIO3 // SDA	N11	L08	I/O	LV CMOS	V _{DD_33}	Optional pullup resistor	GPIO3 or serial-bus data. This terminal functions as serial-bus data if a pullup resistor is detected on SCL or when the SBDETECT bit is set in the Serial Bus Control and Status Register (see Section 4.58). If no pullup is detected then this terminal functions as GPIO3.
							Note : In serial-bus mode, an external pullup resistor is required to prevent the SDA signal from floating.
GPIO4 // SCL	M10	M10	I/O	LV CMOS	V _{DD_33}	Optional	GPIO4 or serial-bus clock. This terminal functions as serial-bus clock if a pullup resistor is detected on SCL or when the SBDETECT bit is set in the Serial Bus Control and Status Register (see Section 4.58). If no pullup is detected then this terminal functions as GPIO4.
						pullup resistor	Note : In serial-bus mode, an external pullup resistor is required to prevent the SCL signal from floating.
							Note : This terminal has an internal active pullup resistor. The pullup is only active when reset is asserted or when the GPIO is configured as an input.





Texas Instruments

Table 2-10. Miscellaneous Terminals (continued)

SIGNAL	ZGU BALL#	ZAJ BALL#	I/O TYPE	CELL TYPE	CLAMP RAIL	EXTERNAL PARTS	DESCRIPTION
GRST	N13	M11	I	LV CMOS	V _{DD_33} _COMBIO	_	Global reset input. Asynchronously resets all logic in device, including sticky bits and power management state machines.
							Note : The GRST input buffer has both hysteresis and an internal active pullup. The pullup is active at all times.
PCLK66_S EL	B12	A11	I	LV CMOS	$V_{DD_{23}}$		PCI clock select. This terminal determines the default PCI clock frequency driven out the CLKOUTx terminals.
						Optional	0 = 50 MHz PCI Clock
						pulldown resistor	1 = 66 MHz PCI Clock
						100,0101	Note : This terminal has an internal active pullup resistor. This pullup is active at all times.
							Note : M66EN terminal also has an affect of PCI clock frequency.
SERIRQ	N08	M08	I/O	PCI Bus	PCIR	Pullup or pulldown resistor	Serial IRQ interface. This terminal functions as a serial IRQ interface if a pullup is detected when PERST is deasserted. If a pulldown is detected, then the serial IRQ interface is disabled.
VREG_PD3	D12	E11	l	LV CMOS	V _{DD_33} _COMBIO	Pulldown resistor	3.3-V voltage regulator powerdown. This terminal should always be tied directly to ground or an optional pulldown resistor can be used.

Submit Documentation Feedback Overview 27



3 Feature/Protocol Descriptions

This chapter provides a high-level overview of all significant device features. Figure 3-1 shows a simplified block diagram of the basic architecture of the PCI-Express to PCI Bridge. The top of the diagram is the PCI Express interface and the PCI bus interface is located at the bottom of the diagram.




Figure 3-1. XIO2001 Block Diagram

3.1 Power-Up/-Down Sequencing

The bridge contains both 1.5-V and 3.3-V power terminals. The following power-up and power-down sequences describe how power is applied to these terminals.

In addition, the bridge has three resets: $\overline{\mathsf{PERST}}$, $\overline{\mathsf{GRST}}$ and an internal power-on reset. These resets are fully described in Section 3.2. The following power-up and power-down sequences describe how $\overline{\mathsf{PERST}}$ is applied to the bridge.

The application of the PCI Express reference clock (REFCLK) is important to the power-up/-down sequence and is included in the following power-up and power-down descriptions.



3.1.1 Power-Up Sequence

- 1. Assert PERST to the device.
- 2. Apply 1.5-V and 3.3-V voltages.
- 3. Apply PCIR clamp voltage.
- 4. Apply a stable PCI Express reference clock.
- 5. To meet PCI Express specification requirements, PERST cannot be deasserted until the following two delay requirements are satisfied:
 - Wait a minimum of 100 μ s after applying a stable PCI Express reference clock. The 100- μ s limit satisfies the requirement for stable device clocks by the deassertion of PERST.
 - Wait a minimum of 100 ms after applying power. The 100-ms limit satisfies the requirement for stable power by the deassertion of PERST.

See the power-up sequencing diagram in Figure 3-2.





Figure 3-2. Power-Up Sequence





3.1.2 Power-Down Sequence

- 1. Assert PERST to the device.
- 2. Remove the reference clock.
- 3. Remove PCIR clamp voltage.
- 4. Remove 3.3-V and 1.5-V voltages.

See the power-down sequencing diagram in Figure 3-3. If the $V_{DD_33_AUX}$ terminal is to remain powered after a system shutdown, then the bridge power-down sequence is exactly the same as shown in Figure 3-3.




Figure 3-3. Power-Down Sequence

3.2 Bridge Reset Features

There are five bridge reset options that include internally-generated power-on reset, resets generated by asserting input terminals, and software-initiated resets that are controlled by sending a PCI Express hot reset or setting a configuration register bit. Table 3-1 identifies these reset sources and describes how the bridge responds to each reset.

Table 3-1. XIO2001 Reset Options

RESET OPTION	XIO2001 FEATURE	RESET RESPONSE
Bridge internally- generated power-on reset	During a power-on cycle, the bridge asserts an internal reset and monitors the $V_{DD_15_COMB}$ terminal. When this terminal reaches 90% of the nominal input voltage specification, power is considered stable. After stable power, the bridge monitors the PCI Express reference clock (REFCLK) and waits 10 μs after active clocks are detected. Then, internal power-on reset is deasserted.	When the internal power-on reset is asserted, all control registers, state machines, sticky register bits, and power management state machines are initialized to their default state. In addition, the XIO2001 asserts the internal PCI bus reset.
Global reset input GRST	When GRST is asserted low, an internal power-on reset occurs. This reset is asynchronous and functions during both normal power states and V _{AUX} power states.	When GRST is asserted low, all control registers, state machines, sticky register bits, and power management state machines are initialized to their default state. In addition, the bridge asserts PCI bus reset (PRST). When the rising edge of GRST occurs, the bridge samples the state of all static control inputs and latches the information internally. If an external serial EEPROM is detected, then a download cycle is initiated. Also, the process to configure and initialize the PCI Express link is started. The bridge starts link training within 80 ms after GRST is deasserted.

Feature/Protocol Descriptions





Table 3-1. XIO2001 Reset Options (continued)

RESET OPTION	XIO2001 FEATURE	RESET RESPONSE		
PCI Express reset input PERST	This XIO2001 input terminal is used by an upstream PCI Express device to generate a PCI Express reset and to signal a system power good condition.	When PERST is asserted low, all control register bits that are not sticky are reset. Within the configuration register maps, the sticky bits are indicated by the I symbol. Also, all		
	When PERST is asserted low, the XIO2001 generates an internal PCI Express reset as defined in the PCI Express specification.	state machines that are not associated with sticky functionality are reset.		
	When PERST transitions from low to high, a system power good condition is assumed by the XIO2001.	In addition, the XIO2001 asserts the internal PCI bus reset.		
	Note: The system must assert PERST before power is removed, before REFCLK is removed or before REFCLK becomes unstable.	When the rising edge of PERST occurs, the XIO2001 samples the state of all static control inputs and latches the information internally. If an external serial EEPROM is detected, then a download cycle is initiated. Also, the process to configure and initialize the PCI Express link is started. The XIO2001 starts link training within 80 ms after PERST is deasserted.		
PCI Express training control hot reset	The XIO2001 responds to a training control hot reset received on the PCI Express interface. After a training control hot reset, the PCI Express interface enters the DL_DOWN state.	In the DL_DOWN state, all remaining configuration register bits and state machines are reset. All remaining bits exclude sticky bits and EEPROM loadable bits. All remaining state machines exclude sticky functionality and EEPROM functionality.		
		Within the configuration register maps, the sticky bits are indicated by the I symbol and the EEPROM loadable bits are indicated by the † symbol.		
		In addition, the XIO2001 asserts the internal PCI bus reset.		
PCI bus reset PRST	System software has the ability to assert and deassert the PRST terminal on the secondary PCI bus interface. This terminal is the PCI bus reset.	When bit 6 (SRST) in the bridge control register at offset 3Eh (see Section 4.29) is asserted, the bridge asserts the PRST terminal. A 0 in the SRST bit deasserts the PRST terminal.		

3.3 PCI Express Interface

3.3.1 External Reference Clock

The bridge requires either a differential, 100-MHz common clock reference or a single-ended, 125-MHz clock reference. The selected clock reference must meet all *PCI Express Electrical Specification* requirements for frequency tolerance, spread spectrum clocking, and signal electrical characteristics. Spread Spectrum is an optional feature of the *PCI Express Electrical Specification* that is supported by this bridge.

If the REFCLK125_SEL input is connected to V_{SS} , then a differential, 100-MHz common clock reference is expected by the XIO2001. If the REFCLK125_SEL terminal is connected to V_{DD_33} , then a single-ended, 125-MHz clock reference is expected by the bridge

When the single-ended, 125-MHz clock reference option is enabled, the single-ended clock signal is connected to the REFCLK+ terminal. The REFCLK- terminal is connected to one side of an external capacitor with the other side of the capacitor connected to $V_{\rm SS}$.

When using a single-ended reference clock, care must be taken to ensure interoperability from a system jitter standpoint. The *PCI Express Base Specification* does not ensure interoperability when using a differential reference clock commonly used in PC applications along with a single-ended clock in a non-common clock architecture. System jitter budgets will have to be verified to ensure interoperability. See the *PCI Express Jitter and BER White Paper* from the PCI-SIG.



3.3.2 Beacon

The bridge supports the PCI Express in-band beacon feature. Beacon is driven on the upstream PCI Express link by the bridge to request the reapplication of main power when in the L2 link state. To enable the beacon feature, bit 10 (BEACON_ENABLE) in the general control register at offset D4h is asserted. See Section 4.65, General Control Register, for details.

If the bridge is in the L2 link state and beacon is enabled, when a secondary PCI bus device asserts PME, then the bridge outputs the beacon signal on the upstream PCI Express link. The beacon signal frequency is approximately 500 kHz \pm 50% with a differential peak-to-peak amplitude of 500 mV and no de-emphasis. Once the beacon is activated, the bridge continues to send the beacon signal until main power is restored as indicated by $\overline{\text{PERST}}$ going inactive. At this time, the beacon signal is deactivated.

3.3.3 Wake

The bridge supports the PCI Express sideband WAKE feature. WAKE is an active low signal driven by the bridge to request the reapplication of main power when in the L2 link state. Since WAKE is an open-collector output, a system-side pullup resistor is required to prevent the signal from floating.

When the bridge is in the L2 link state and $\overline{\text{PME}}$ is received from a device on the secondary PCI bus, the WAKE signal is asserted low as a wakeup mechanism. Once $\overline{\text{WAKE}}$ is asserted, the bridge drives the signal low until main power is restored as indicated by $\overline{\text{PERST}}$ going inactive. At this time, $\overline{\text{WAKE}}$ is deasserted.

3.3.4 Initial Flow Control Credits

The bridge flow control credits are initialized using the rules defined in the *PCI Express Base Specification*. Table 3-2 identifies the initial flow control credit advertisement for the bridge.

CREDIT TYPE
INITIAL ADVERTISEMENT

Posted request headers (PH)

Posted request data (PD)

Non-posted header (NPH)

Non-posted data (NPD)

Completion header (CPLH)

Completion data (CPLD)

INITIAL ADVERTISEMENT

8

4

Completion data (PD)

4

Completion data (NPD)

0 (infinite)

Table 3-2. Initial Flow Control Credit Advertisements

3.3.5 PCI Express Message Transactions

PCI Express messages are both initiated and received by the bridge. Table 3-3 outlines message support within the bridge.

Table 3-3. Messages Supported by the Bridge

MESSAGE	SUPPORTED	BRIDGE ACTION
Assert_INTx	Yes	Transmitted upstream
Deassert_INTx	Yes	Transmitted upstream
PM_Active_State_Nak	Yes	Received and processed
PM_PME	Yes	Transmitted upstream
PME_Turn_Off	Yes	Received and processed
PME_TO_Ack	Yes	Transmitted upstream
ERR_COR	Yes	Transmitted upstream
ERR_NONFATAL	Yes	Transmitted upstream
ERR_FATAL	Yes	Transmitted upstream
Set_Slot_Power_Limit	Yes	Received and processed



MESSAGE	SUPPORTED	BRIDGE ACTION
Unlock	No	Discarded
Hot plug messages	No	Discarded
Advanced switching messages	No	Discarded
Vendor defined type 0	No	Unsupported request
Vendor defined type 1	No	Discarded

All supported message transactions are processed per the PCI Express Base Specification.

3.4 PCI Bus Interface

3.4.1 I/O Characteristics

Figure 3-4 shows a 3-state bi-directional buffer that represents the I/O cell design for the PCI bus. Section 7.7, *Electrical Characteristics over Recommended Operating Conditions*, provides the electrical characteristics of the PCI bus I/O cell.

NOTE

The PCI bus interface on the bridge meets the ac specifications of the *PCI Local Bus Specification*. Additionally, PCI bus terminals (input or I/O) must be held high or low to prevent them from floating.




Figure 3-4. 3-State Bidirectional Buffer

3.4.2 Clamping Voltage

In the bridge, the PCI bus I/O drivers are powered from the V_{DD_33} power rail. Plus, the I/O driver cell is tolerant to input signals with 5-V peak-to-peak amplitudes.

For PCI bus interfaces operating at 50MHz or 66 MHz, all devices are required to output only 3.3-V peak-to-peak signal amplitudes. For PCI bus interfaces operating at 25-MHz or 33-MHz, devices may output either 3.3-V or 5-V peak-to-peak signal amplitudes. The bridge accommodates both signal amplitudes.

Each PCI bus I/O driver cell has a clamping diode connected to the internal V_{CCP} voltage rail that protects the cell from excessive input voltage. The internal V_{CCP} rail is connected to two PCIR terminals. If the PCI signaling is 3.3-V, then PCIR terminals are connected to a 3.3-V power supply via a $1k\Omega$ resistor. If the PCI signaling is 5-V, then the PCIR terminals are connected to a 5-V power supply via a $1k\Omega$ resistor.

The PCI bus signals attached to the V_{CCP} clamping voltage are identified as follows

- Table 2-8, PCI System Terminals, all terminal names except for PME
- Table 2-10, Miscellaneous Terminals, the terminal name SERIRQ.

3.4.3 PCI Bus Clock Run

The bridge supports the clock run protocol as specified in the PCI Mobile Design Guide. When the clock run protocol is enabled, the bridge assumes the role of the central resource master.

XIO2001 PCI Express™ to PCI Bus Translation Bridge





To enable the clock run function, terminal CLKRUN_EN is asserted high. Then, terminal GPIO0 is enabled as the CLKRUN signal. An external pullup resistor must be provided to prevent the CLKRUN signal from floating To verify the operational status of the PCI bus clocks, bit 0 (SEC_CLK_STATUS) in the clock run status register at offset DAh (see Section 4.68) is read.

Since the bridge has several unique features associated with the PCI bus interface, the system designer must consider the following interdependencies between these features and the CLKRUN feature:

- 1. If the system designer chooses to generate the PCI bus clock externally, then the CLKRUN mode of the bridge must be disabled. The central resource function within the bridge only operates as a CLKRUN master and does not support the CLKRUN slave mode.
- 2. If the central resource function has stopped the PCI bus clocks, then the bridge still detects INTx state changes and will generate and send PCI Express messages upstream.
- 3. If the serial IRQ interface is enabled and the central resource function has stopped the PCI bus clocks, then any PCI bus device that needs to report an IRQ interrupt asserts CLKRUN to start the bus clocks.
- 4. When a PCI bus device asserts CLKRUN, the central resource function turns on PCI bus clocks for a minimum of 512 cycles.
- 5. If the serial IRQ function detects an IRQ interrupt, then the central resource function keeps the PCI bus clocks running until the IRQ interrupt is cleared by software.
- 6. If the central resource function has stopped the PCI bus clocks and the bridge receives a downstream transaction that is forwarded to the PCI bus interface, then the bridge asserts CLKRUN to start the bus clocks.
- 7. The central resource function is reset by PCI bus reset (PRST) assuring that clocks are present during PCI bus resets.

3.4.4 PCI Bus External Arbiter

The bridge supports an external arbiter for the PCI bus. Terminal (EXT_ARB_EN), when asserted high, enables the use of an external arbiter.

When an external arbiter is enabled, $\overline{\text{GNT0}}$ is connected to the external arbiter as the REQ for the bridge. Likewise, $\overline{\text{REQ0}}$ is connected to the external arbiter as the $\overline{\text{GNT}}$ for the bridge.

3.4.5 MSI Messages Generated from the Serial IRQ Interface

When properly configured, the bridge converts PCI bus serial IRQ interrupts into PCI Express message signaled interrupts (MSI). classic PCI configuration register space is provided to enable this feature. The following list identifies the involved configuration registers:

- 1. Command register at offset 04h, bit 2 (MASTER_ENB) is asserted (see Table 4-2).
- 2. MSI message control register at offset 52h, bits 0 (MSI_EN) and 6:4 (MM_EN) enable single and multiple MSI messages, respectively (see Section 4.42).
- 3. MSI message address register at offsets 54h and 58h specifies the message memory address. A nonzero address value in offset 58h initiates 64-bit addressing (see Section 4.37 and Section 4.44).
- 4. MSI message data register at offset 5Ch specifies the system interrupt message (see Section 4.45).
- 5. Serial IRQ mode control register at offset E0h specifies the serial IRQ bus format (see Section 4.72).
- Serial IRQ edge control register at offset E2h selects either level or edge mode interrupts (see Section 4.73).
- 7. Serial IRQ status register at offset E4h reports level mode interrupt status (see Section 4.74).

A PCI Express MSI is generated based on the settings in the serial IRQ edge control register. If the system is configured for edge mode, then an MSI message is sent when the corresponding serial IRQ interface sample phase transitions from low to high. If the system is configured for level mode, then an MSI message is sent when the corresponding IRQ status bit in the serial IRQ status register changes from low to high.





The bridge has a dedicated SERIRQ terminal for all PCI bus devices that support serialized interrupts. This SERIRQ interface is synchronous to the PCI bus clock input (CLK) frequency. The bridge always generates a 17-phase serial IRQ stream. Internally, the bridge detects only 16 IRQ interrupts, IRQ0 frame through IRQ15 frame. The IOCHCK frame is not monitored by the serial IRQ state machine and never generates an IRQ interrupt or MSI message.

The multiple message enable (MM_EN) field determines the number of unique MSI messages that are sent upstream on the PCI Express link. From 1 message to 16 messages, in powers of 2, are selectable. If fewer than 16 messages are selected, then the mapping from IRQ interrupts to MSI messages is aliased. Table 3-4 illustrates the IRQ interrupt to MSI message mapping based on the number of enabling messages.

IRQ 1 MESSAGE 2 MESSAGES **4 MESSAGES** 16 MESSAGES **8 MESSAGES ENABLED INTERRUPT ENABLED ENABLED ENABLED ENABLED** IRQ0 MSI MSG #0 IRQ1 MSI MSG #0 MSI MSG #1 MSI MSG #1 MSI MSG #1 MSI MSG #1 IRQ2 MSI MSG #0 MSI MSG #0 MSI MSG #2 MSI MSG #2 MSI MSG #2 IRQ3 MSI MSG #0 MSI MSG #1 MSI MSG #3 MSI MSG #3 MSI MSG #3 IRQ4 MSI MSG #0 MSI MSG #0 MSI MSG #0 MSI MSG #4 MSI MSG #4 IRQ5 MSI MSG #0 MSI MSG #1 MSI MSG #1 MSI MSG #5 MSI MSG #5 IRQ6 MSI MSG #0 MSI MSG #0 MSI MSG #2 MSI MSG #6 MSI MSG #6 IRQ7 MSI MSG #0 MSI MSG #1 MSI MSG #3 MSI MSG #7 MSI MSG #7 MSI MSG #0 IRQ8 MSI MSG #0 MSI MSG #0 MSI MSG #0 MSI MSG #8 IRQ9 MSI MSG #0 MSI MSG #1 MSI MSG #1 MSI MSG #1 MSI MSG #9 IRQ10 MSI MSG #0 MSI MSG #0 MSI MSG #2 MSI MSG #2 MSI MSG #10 IRQ11 MSI MSG #0 MSI MSG #1 MSI MSG #3 MSI MSG #3 MSI MSG #11 IRQ12 MSI MSG #0 MSI MSG #0 MSI MSG #0 MSI MSG #4 MSI MSG #12 IRQ13 MSI MSG #0 MSI MSG #1 MSI MSG #1 MSI MSG #5 MSI MSG #13 IRQ14 MSI MSG #0 MSI MSG #0 MSI MSG #2 MSI MSG #6 MSI MSG #14 IRQ15 MSI MSG #0 MSI MSG #1 MSI MSG #3 MSI MSG #7 MSI MSG #15

Table 3-4. IRQ Interrupt to MSI Message Mapping

The MSI message format is compatible with the PCI Express request header format for 32-bit and 64-bit memory write transactions. The system message and message number fields are included in bytes 0 and 1 of the data payload.

3.4.6 PCI Bus Clocks

The bridge has seven PCI bus clock outputs and one PCI bus clock input. Up to six PCI bus devices are supported by the bridge.

Terminal PCLK66_SEL selects the default operating frequency. This signal works in conjunction with terminal M66EN to determine the final output frequency. When PCLK66_SEL is asserted high then the clock frequency will be either 66-MHz or 33-MHz depending on the state of M66EN. When M66EN is asserted high then the clock frequency will be 66-MHz, when M66EN is de-asserted the clock frequency will be 33-MHz. When PCLK66_SEL is de-asserted then the clock frequency will be either 50-MHz or 25-MHz. When M66EN is asserted high then the clock frequency will be 50-MHz, when M66EN is de-asserted the clock frequency will be 25-MHz. The clock control register at offset D8h provides 7 control bits to individually enable or disable each PCI bus clock output (see Section 4.66). The register default is enabled for all 7 outputs.



The PCI bus clock (CLK) input provides the clock to the internal PCI bus core and serial IRQ core. When the internal PCI bus clock source is selected, PCI bus clock output 6 (CLKOUT6) is connected to the PCI bus clock input (CLK). When an external PCI bus clock source is selected, the external clock source is connected to the PCI bus clock input (CLK). For external clock mode, all seven CLKOUT6:0 terminals must be disabled using the clock control register at offset D8h (see Section 4.66).

3.5 PCI Port Arbitration

The internal PCI port arbitration logic supports up to six external PCI bus devices plus the bridge. This bridge supports a classic PCI arbiter.

3.5.1 Classic PCI Arbiter

The classic PCI arbiter is configured through the classic PCI configuration space at offset DCh. Table 3-5 identifies and describes the registers associated with classic PCI arbitration mode.

PCI OFFSET REGISTER NAME **DESCRIPTION** Contains a two-tier priority scheme for the bridge and six PCI bus devices. The Classic PCI configuration Arbiter control bridge defaults to the high priority tier. The six PCI bus devices default to the low register DCh (see Section 4.69) priority tier. A bus parking control bit (bit 7, PARK) is provided. Six mask bits provide individual control to block each PCI Bus REQ input. Bit 7 (ARB TIMEOUT) in the arbiter request mask register enables generating timeout Classic PCI configuration Arbiter request mask status if a PCI device does not respond within 16 PCI bus clocks. Bit 6 register DDh (see Section 4.70) (AUTO_MASK) in the arbiter request mask register automatically masks a PCI bus REQ if the device does not respond after GNT is issued. The AUTO MASK bit is cleared to disable any automatically generated mask. When bit 7 (ARB_TIMEOUT) in the arbiter request mask register is asserted, Classic PCI configuration Arbiter time-out status register DEh (see Section 4.71) timeout status for each PCI bus device is reported in this register.

Table 3-5. Classic PCI Arbiter Registers

3.6 Configuration Register Translation

PCI Express configuration register transactions received by the bridge are decoded based on the transaction's destination ID. These configuration transactions can be broken into three subcategories: type 0 transactions, type 1 transactions that target the secondary bus, and type 1 transactions that target a downstream bus other than the secondary bus.

PCI Express type 0 configuration register transactions always target the configuration space and are never passed on to the secondary interface.

Type 1 configuration register transactions that target a device on the secondary bus are converted to type 0 configuration register transactions on the PCI bus. Figure 3-5 shows the address phase of a type 0 configuration transaction on the PCI bus as defined by the PCI specification.




Figure 3-5. Type 0 Configuration Transaction Address Phase Encoding

In addition, the bridge converts the destination ID device number to one of the AD[31:16] lines as the IDSEL signal. The implemented IDSEL signal mapping is shown in Table 3-6.



Table 3-6. Type 0 Configuration Transaction IDSEL Mapping

DEVICE NUMBER	AD[31:16]
00000	0000 0000 0000 0001
00001	0000 0000 0000 0010
00010	0000 0000 0000 0100
00011	0000 0000 0000 1000
00100	0000 0000 0001 0000
00101	0000 0000 0010 0000
00110	0000 0000 0100 0000
00111	0000 0000 1000 0000
01000	0000 0001 0000 0000
01001	0000 0010 0000 0000
01010	0000 0100 0000 0000
01011	0000 1000 0000 0000
01100	0001 0000 0000 0000
01101	0010 0000 0000 0000
01110	0100 0000 0000 0000
01111	1000 0000 0000 0000
1xxxx	0000 0000 0000 0000

Type 1 configuration registers transactions that target a downstream bus other then the secondary bus are output on the PCI bus as type 1 PCI configuration transactions. Figure 3-6 shows the address phase of a type 1 configuration transaction on the PCI bus as defined by the PCI specification.

31 24	23 1	16	15	11	10	8	7 2	2	ı	0
Reserved	Bus Number		Device Numb	er	Function Number		Register Number	(5	1

Figure 3-6. Type 1 Configuration Transaction Address Phase Encoding



3.7 PCI Interrupt Conversion to PCI Express Messages

The bridge converts interrupts from the PCI bus sideband interrupt signals to PCI Express interrupt messages.

Table 3-7, Figure 3-7, and Figure 3-8 illustrate the format for both the assert and deassert INTx messages.

Table 3-7. Interrupt Mapping In The Code Field

INTERRUPT	CODE FIELD
ĪNTA	00
ĪNTB	01
ĪNTC	10
ĪNTD	11




Figure 3-7. PCI Express ASSERT_INTX Message




Figure 3-8. PCI Express DEASSERT_INTX Message

3.8 PME Conversion to PCI Express Messages

When the PCI bus $\overline{\text{PME}}$ input transitions low, the bridge generates and sends a PCI Express PME message upstream. The requester ID portion of the PME message uses the stored value in the secondary bus number register as the bus number, 0 as the device number, and 0 as the function number. The Tag field for each PME message is 00h. A $\overline{\text{PME}}$ message is sent periodically until the $\overline{\text{PME}}$ signal transitions high.

Figure 3-9 illustrates the format for a PCI Express PME message.

SCPS212B-MAY 2009-REVISED JULY 2009 www.ti.com +0 6 5 4 3 2 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 4 3 2 1 0 Е Attr Length Type TC Byte 0> Reserved

D Р 0 0 0 0 0 0 0 0 0 0 0 0 0 Code Byte 4> Requester ID Tag 0 0 1 1 0 0 0 Byte 8> Reserved Byte 12>

Figure 3-9. PCI Express PME Message

3.9 **PCI Express to PCI Bus Lock Conversion**

The bus-locking protocol defined in the PCI Express Base Specification and PCI Local Bus Specification is provided on the bridge as an additional compatibility feature. The PCI bus LOCK signal is a dedicated output that is enabled by setting bit 12 in the general control register at offset D4h. See Section 4.65, General Control Register, for details.

NOTE

The use of LOCK is only supported by PCI-Express to PCI Bridges in the downstream direction (away from the root complex).

PCI Express locked-memory read request transactions are treated the same as PCI Express memory read transactions except that the bridge returns a completion for a locked-memory read. Also, the bridge uses the PCI LOCK protocol when initiating the memory read transaction on the PCI bus.

When a PCI Express locked-memory read request transaction is received and the bridge is not already locked, the bridge arbitrates for use of the LOCK terminal by asserting REQ. If the bridge receives GNT and the LOCK terminal is high, then the bridge drives the LOCK terminal low after the address phase of the first locked-memory read transaction to take ownership of LOCK. The bridge continues to assert LOCK except during the address phase of locked transactions. If the bridge receives GNT and the LOCK terminal is low, then the bridge deasserts its REQ and waits until LOCK is high and the bus is idle before re-arbitrating for the use of \overline{LOCK} .




Figure 3-10. Starting a Locked Sequence

Once the bridge has ownership of LOCK, the bridge initiates the lock read as a memory read transaction on the PCI bus. When the target of the locked-memory read returns data, the bridge is considered locked and all transactions not associated with the locked sequence are blocked by the bridge.






Figure 3-11. Continuing a Locked Sequence

Because PCI Express does not have a unique locked-memory write request packet, all PCI Express memory write requests that are received while the bridge is locked are considered part of the locked sequence and are transmitted to PCI as locked-memory write transactions.

The bridge terminates the locked sequence when an unlock message is received from PCI Express and all previous locked transactions have been completed.




Figure 3-12. Terminating a Locked Sequence

In the erroneous case that a normal downstream memory read request is received during a locked sequence, the bridge responds with an unsupported request completion status. Note that this condition must never occur, because the *PCI Express Specification* requires the root complex to block normal memory read requests at the source. All locked sequences that end successfully or with an error condition must be immediately followed by an unlock message. This unlock message is required to return the bridge to a known unlocked state.

3.10 Two-Wire Serial-Bus Interface

The bridge provides a two-wire serial-bus interface to load subsystem identification information and specific register defaults from an external EEPROM. The serial-bus interface signals (SDA and SCL) are shared with two of the GPIO terminals (3 and 4). If the serial bus interface is enabled, then the GPIO3 and GPIO4 terminals are disabled. If the serial bus interface is disabled, then the GPIO terminals operate as described in Section 3.13.



3.10.1 Serial-Bus Interface Implementation

To enable the serial-bus interface, a pullup resistor must be implemented on the SCL signal. At the rising edge of PERST or GRST, whichever occurs later in time, the SCL terminal is checked for a pullup resistor. If one is detected, then bit 3 (SBDETECT) in the serial-bus control and status register (see Section 4.58) is set. Software may disable the serial-bus interface at any time by writing a 0b to the SBDETECT bit. If no external EEPROM is required, then the serial-bus interface is permanently disabled by attaching a pulldown resistor to the SCL signal.

The bridge implements a two-terminal serial interface with one clock signal (SCL) and one data signal (SDA). The SCL signal is a unidirectional output from the bridge and the SDA signal is bidirectional. Both are open-drain signals and require pullup resistors. The bridge is a bus master device and drives SCL at approximately 60 kHz during data transfers and places SCL in a high-impedance state (0 frequency) during bus idle states. The serial EEPROM is a bus slave device and must acknowledge a slave address equal to A0h. Figure 3-13 illustrates an example application implementing the two-wire serial bus.




Figure 3-13. Serial EEPROM Application

3.10.2 Serial-Bus Interface Protocol

All data transfers are initiated by the serial-bus master. The beginning of a data transfer is indicated by a start condition, which is signaled when the SDA line transitions to the low state while SCL is in the high state, as illustrated in Figure 3-14. The end of a requested data transfer is indicated by a stop condition, which is signaled by a low-to-high transition of SDA while SCL is in the high state, as shown in Figure 3-14. Data on SDA must remain stable during the high state of the SCL signal, as changes on the SDA signal during the high state of SCL are interpreted as control signals, that is, a start or stop condition.




Figure 3-14. Serial-Bus Start/Stop Conditions and Bit Transfers



Data is transferred serially in 8-bit bytes. During a data transfer operation, the exact number of bytes that are transmitted is unlimited. However, each byte must be followed by an acknowledge bit to continue the data transfer operation. An acknowledge (ACK) is indicated by the data byte receiver pulling the SDA signal low, so that it remains low during the high state of the SCL signal. Figure 3-15 illustrates the acknowledge protocol.




Figure 3-15. Serial-Bus Protocol Acknowledge

The bridge performs three basic serial-bus operations: single byte reads, single byte writes, and multibyte reads. The single byte operations occur under software control. The multibyte read operations are performed by the serial EEPROM initialization circuitry immediately after a PCI Express reset. See Section 3.10.3, Serial-Bus EEPROM Application, for details on how the bridge automatically loads the subsystem identification and other register defaults from the serial-bus EEPROM.

Figure 3-16 illustrates a single byte write. The bridge issues a start condition and sends the 7-bit slave device address and the R/W command bit is equal to 0b. A 0b in the R/W command bit indicates that the data transfer is a write. The slave device acknowledges if it recognizes the slave address. If no acknowledgment is received by the bridge, then bit 1 (SB_ERR) is set in the serial-bus control and status register (PCI offset B3h, see Section 4.58). Next, the EEPROM word address is sent by the bridge, and another slave acknowledgment is expected. Then the bridge delivers the data byte MSB first and expects a final acknowledgment before issuing the stop condition.




Figure 3-16. Serial-Bus Protocol – Byte Write

Figure 3-17 illustrates a single byte read. The bridge issues a start condition and sends the 7-bit slave device address and the R/W command bit is equal to 0b (write). The slave device acknowledges if it recognizes the slave address. Next, the EEPROM word address is sent by the bridge, and another slave acknowledgment is expected. Then, the bridge issues a restart condition followed by the 7-bit slave address and the R/W command bit is equal to 1b (read). Once again, the slave device responds with an acknowledge. Next, the slave device sends the 8-bit data byte, MSB first. Since this is a 1-byte read, the bridge responds with no acknowledge (logic high) indicating the last data byte. Finally, the bridge issues a stop condition.

Feature/Protocol Descriptions

www.ti.com SCPS212B-MAY 2009-REVISED JULY 2009




Figure 3-17. Serial-Bus Protocol - Byte Read

Figure 3-18 illustrates the serial interface protocol during a multi-byte serial EEPROM download. The serial-bus protocol starts exactly the same as a 1-byte read. The only difference is that multiple data bytes are transferred. The number of transferred data bytes is controlled by the bridge master. After each data byte, the bridge master issues acknowledge (logic low) if more data bytes are requested. The transfer ends after a bridge master no acknowledge (logic high) followed by a stop condition.




Figure 3-18. Serial-Bus Protocol – Multibyte Read

Bit 7 (PROT_SEL) in the serial-bus control and status register changes the serial-bus protocol. Each of the three previous serial-bus protocol figures illustrates the PROT_SEL bit default (logic low). When this control bit is asserted, the word address and corresponding acknowledge are removed from the serial-bus protocol. This feature allows the system designer a second serial-bus protocol option when selecting external EEPROM devices.

3.10.3 Serial-Bus EEPROM Application

The registers and corresponding bits that are loaded through the EEPROM are provided in Table 3-8.

SERIAL EEPROM WORD BYTE DESCRIPTION ADDRESS 00h PCI-Express to PCI bridge function indicator (00h) 01h Number of bytes to download (25h) 02h PCI 44h, subsystem vendor ID, byte 0 03h PCI 45h, subsystem vendor ID, byte 1 04h PCI 46h, subsystem ID, byte 0s 05h PCI 47h, subsystem ID, byte 1s 06h PCI D4h, general control, byte 0 07h PCI D5h, general control, byte 1

Table 3-8. EEPROM Register Loading Map

SCPS212B-MAY 2009-REVISED JULY 2009





Table 3-8. EEPROM Register Loading Map (continued)

SERIAL EEPROM WORD ADDRESS	BYTE DESCRIPTION
08h	PCI D6h, general control, byte 2
09h	PCI D7h, general control, byte 3
0Ah	PCI D8h, clock control
0Bh	PCI D9h, clock mask
0Ch	Reserved—no bits loaded
0Dh	PCI DCh, arbiter control
0Eh	PCI DDh, arbiter request mask
0Fh	PCI C0h, control and diagnostic register, byte 0
10h	PCI C1h, control and diagnostic register, byte 1
11h	PCI C2h, control and diagnostic register, byte 2
12h	PCI C3h, control and diagnostic register, byte 3
13h	PCI C4h, control and diagnostic register, byte 0
14h	PCI C5h, control and diagnostic register, byte 1
15h	PCI C6h, control and diagnostic register, byte 2
15h	PCI C6h, control and diagnostic register, byte 2
16h	PCI C7h, control and diagnostic register, byte 3
17h	PCI C8h, control and diagnostic register, byte 0
18h	PCI C9h, control and diagnostic register, byte 1
19h	PCI CAh, control and diagnostic register, byte 2
1Ah	PCI CBh, control and diagnostic register, byte 3
1Bh	Reserved—no bits loaded
1Ch	Reserved—no bits loaded
1Dh	PCI E0h, serial IRQ mode control
1Eh	PCI E2h, serial IRQ edge control, byte 0
1Fh	PCI E3h, serial IRQ edge control, byte 1
20h	PCI E8h, PFA_REQ_LENGTH_LIMIT
21h	PCI E9h, PFA_REQ_CNT_LIMIT
22h	PCI EAh, CACHE_TMR_XFR_LIMIT
23h	PCI ECh, CACHE_TIMER_LOWER_LIMIT, Byte 0
24h	PCI EDh, CACHE_TIMER_LOWER_LIMIT, Byte 1
25h	PCI EEh, CACHE_TIMER_UPPER_LIMIT, Byte 0
26h	PCI EFh, CACHE_TIMER_UPPER_LIMIT, Byte 1
27h	End-of-list indicator (80h)

This format must be explicitly followed for the bridge to correctly load initialization values from a serial EEPROM. All byte locations must be considered when programming the EEPROM.

The serial EEPROM is addressed by the bridge at slave address 1010 000b. This slave address is internally hardwired and cannot be changed by the system designer. Therefore, all three hardware address bits for the EEPROM are tied to V_{SS} to achieve this address. The serial EEPROM in the sample application circuit (Figure 3-13) assumes the 1010b high-address nibble. The lower three address bits are terminal inputs to the chip, and the sample application shows these terminal inputs tied to V_{SS}.

During an EEPROM download operation, bit 4 (ROMBUSY) in the serial-bus control and status register is asserted. After the download is finished, bit 0 (ROM_ERR) in the serial-bus control and status register may be monitored to verify a successful download.



3.10.4 Accessing Serial-Bus Devices Through Software

The bridge provides a programming mechanism to control serial-bus devices through system software. The programming is accomplished through a doubleword of PCI configuration space at offset B0h. Table 3-9 lists the registers that program a serial-bus device through software.

Table 3-9. Registers Used To Program Serial-Bus Devices

PCI OFFSET	REGISTER NAME	DESCRIPTION
B0h	Serial-bus data (see Section 4.55)	Contains the data byte to send on write commands or the received data byte on read commands.
B1h	Serial-bus word address (see Section 4.56)	The content of this register is sent as the word address on byte writes or reads. This register is not used in the quick command protocol. Bit 7 (PROT_SEL) in the serial-bus control and status register (offset B3h, see Section 4.58) is set to 1b to enable the slave address to be sent.
B2h	Serial-bus slave address (see Section 4.57)	Write transactions to this register initiate a serial-bus transaction. The slave device address and the R/\overline{W} command selector are programmed through this register.
B3h	Serial-bus control and status (see Section 4.58)	Serial interface enable, busy, and error status are communicated through this register. In addition, the protocol-select bit (PROT_SEL) and serial-bus test bit (SBTEST) are programmed through this register.

To access the serial EEPROM through the software interface, the following steps are performed:

- 1. The control and status byte is read to verify the EEPROM interface is enabled (SBDETECT asserted) and not busy (REQBUSY and ROMBUSY deasserted).
- 2. The serial-bus word address is loaded. If the access is a write, then the data byte is also loaded.
- 3. The serial-bus slave address and R/W command selector byte is written.
- 4. REQBUSY is monitored until this bit is deasserted.
- 5. SB_ERR is checked to verify that the serial-bus operation completed without error. If the operation is a read, then the serial-bus data byte is now valid.

3.11 Advanced Error Reporting Registers

In the extended PCI Express configuration space, the bridge supports the advanced error reporting capabilities structure. For the PCI Express interface, both correctable and uncorrectable error statuses are provided. For the PCI bus interface, secondary uncorrectable error status is provided. All uncorrectable status bits have corresponding mask and severity control bits. For correctable status bits, only mask bits are provided.

Both the primary and secondary interfaces include first error pointer and header log registers. When the first error is detected, the corresponding bit position within the uncorrectable status register is loaded into the first error pointer register. Likewise, the header information associated with the first failing transaction is loaded into the header log. To reset this first error control logic, the corresponding status bit in the uncorrectable status register is cleared by a writeback of 1b.

For systems that require high data reliability, ECRC is fully supported on the PCI Express interface. The primary side advanced error capabilities and control register has both ECRC generation and checking enable control bits. When the checking bit is asserted, all received TLPs are checked for a valid ECRC field. If the generation bit is asserted, then all transmitted TLPs contain a valid ECRC field.

3.12 Data Error Forwarding Capability

The bridge supports the transfer of data errors in both directions.

If a downstream PCI Express transaction with a data payload is received that targets the internal PCI bus and the EP bit is set indicating poisoned data, then the bridge must ensure that this information is transferred to the PCI bus. To do this, the bridge forces a parity error on each PCI bus data phase by inverting the parity bit calculated for each double-word of data.



If the bridge is the target of a PCI transaction that is forwarded to the PCI Express interface and a data parity error is detected, then this information is passed to the PCI Express interface. To do this, the bridge sets the EP bit in the upstream PCI Express header.

3.13 General-Purpose I/O Interface

SCPS212B-MAY 2009-REVISED JULY 2009

Up to five general-purpose input/output (GPIO) terminals are provided for system customization. These GPIO terminals are 3.3-V tolerant.

The exact number of GPIO terminals varies based on implementing the clock run, power override, and serial EEPROM interface features. These features share four of the five GPIO terminals. When any of the three shared functions are enabled, the associated GPIO terminal is disabled.

All five GPIO terminals are individually configurable as either inputs or outputs by writing the corresponding bit in the GPIO control register at offset B4h (See Section 4.59). A GPIO data register at offset B6h exists to either read the logic state of each GPIO input or to set the logic state of each GPIO output. The power-up default state for the GPIO control register is input mode.

3.14 Set Slot Power Limit Functionality

The PCI Express Specification provides a method for devices to limit internal functionality and save power based on the value programmed into the captured slot power limit scale (CSPLS) and capture slot power limit value (CSPLV) fields of the PCI Express device capabilities register at offset 74h. See Section 4.49, Device Capabilities Register, for details. The bridge writes these fields when a set slot power limit message is received on the PCI Express interface.

After the deassertion of PERST, the XIO2001 compares the information within the CSPLS and CSPLV fields of the device capabilities register to the minimum power scale (MIN_POWER_SCALE) and minimum power value (MIN_POWER_VALUE) fields in the general control register at offset D4h. See Section 4.65, General Control Register, for details. If the CSPLS and CSPLV fields are less than the MIN_POWER_SCALE and MIN_POWER_VALUE fields, respectively, then the bridge takes the appropriate action that is defined below.

The power usage action is programmable within the bridge. The general control register includes a 3-bit POWER_OVRD field. This field is programmable to the following options:

- 1. Ignore slot power limit fields.
- 2. Assert the PWR OVRD terminal.
- 3. Disable secondary clocks as specified by the clock mask register at offset D9h (see Section 4.67).
- 4. Disable secondary clocks as specified by the clock mask register and assert the PWR_OVRD terminal.
- 5. Respond with unsupported request to all transactions except type 0/1 configuration transactions and set slot power limit messages

3.15 PCI Express and PCI Bus Power Management

The bridge supports both software-directed power management and active state power management through standard PCI configuration space. Software-directed registers are located in the power management capabilities structure located at offset 48h (see Section 4.31). Active state power management control registers are located in the PCI Express capabilities structure located at offset 70h (see Section 4.41).

During software-directed power management state changes, the bridge initiates link state transitions to L1 or L2/L3 after a configuration write transaction places the device in a low power state. The power management state machine is also responsible for gating internal clocks based on the power state. Table 3-10 identifies the relationship between the D-states and bridge clock operation.



www.ti.com

SCPS212B-MAY 2009-REVISED JULY 2009

Table 3-10. Clocking In Low Power States

CLOCK SOURCE	D0/L0	D1/L1	D2/L1	D3/L2/L3
PCI express reference clock input (REFCLK)	On	On	On	On/Off
Internal PCI bus clock to bridge function	On	Off	Off	Off

The link power management (LPM) state machine manages active state power by monitoring the PCI Express transaction activity. If no transactions are pending and the transmitter has been idle for at least the minimum time required by the PCI Express Specification, then the LPM state machine transitions the link to either the L0s or L1 state. By reading the bridge's L0s and L1 exit latency in the link capabilities register, the system software may make an informed decision relating to system performance versus power savings. The ASLPMC field in the link control register provides an L0s only option, L1 only option, or both L0s and L1 option.

3.16 Auto Pre-Fetch Agent

The auto pre-fetch agent is an internal logic module that will generate speculative read requests on behalf of a PCI master to improve upstream memory read performance.

The auto pre-fetch agent will generate a read thread on the PCI-express bus when it receives an upstream prefetchable memory read request on the PCI bus. A read thread is a sequence of one or more read requests with contiguous read addresses. The first read of thread will be started by a master on the PCI bus requesting a read that is forwarded to the root complex by the bridge. Each subsequent read in the thread will be initiated by the auto pre-fetch agent. Each subsequent read will use the address that immediately follows the last address of data in the previous read of the thread. Each read request in the thread will be assigned to an upstream request processor. The pre-fetch agent can issue reads for two threads at one time, alternating between the threads.



4 Classic PCI Configuration Space

The programming model of the XIO2001 PCI-Express to PCI bridge is compliant to the classic PCI-to-PCI bridge programming model. The PCI configuration map uses the type 1 PCI bridge header.

All bits marked with a are sticky bits and are reset by a global reset (GRST) or the internally-generated power-on reset. All bits marked with a I are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset. The remaining register bits are reset by a PCI Express hot reset, PERST, GRST, or the internally-generated power-on reset.

Table 4-1. Classic PCI Configuration Register Map

	REGISTER N	IAME		OFFSET
Devi	ce ID	Vende	or ID	000h
Sta	atus	Comn	nand	004h
	Class code		Revision ID	008h
BIST	Header type	Latency timer	Cache line size	00Ch
	Device control bas	se address		010h
	Reserved	d		014h
Secondary latency timer	Subordinate bus number	Secondary bus number	Primary bus number	018h
Seconda	ary status	I/O limit	I/O base	01Ch
Memo	ory limit	Memory	/ base	020h
Prefetchable	memory limit	Prefetchable r	nemory base	024h
	Prefetchable base u	pper 32 bits		028h
	Prefetchable limit up	pper 32 bits		02Ch
I/O limit up	oper 16 bits	I/O base up	per 16 bits	030h
	Reserved		Capabilities pointer	034h
	Expansion ROM ba	se address		038h
Bridge	control	Interrupt pin	Interrupt line	03Ch
Rese	erved	Next item pointer	SSID/SSVID CAP ID	040h
Subsyst	tem ID ⁽¹⁾	Subsystem v	rendor ID ⁽¹⁾	044h
Power manager	ment capabilities	Next item pointer	PM CAP ID	048h
PM Data	PMCSR_BSE	Power manag	04Ch	
MSI mess	age control	Next item pointer	MSI CAP ID	050h
	MSI message a	address		054h
	MSI upper messag	ge address		058h
Rese	erved	MSI mess	age data	05Ch
	MSI Mask Bits F	Register		060h
	MSI Pending Bits	Register		064h
	Reserved	d		068h-06Ch
PCI Express ca	pabilities register	Next item pointer	PCI Express capability ID	070h
	Device Capab	pilities		074h
Device	e status	Device	control	078h
	Link Capabil	lities		07Ch
Link	status	Link co	080h	
	Slot Capabil	ities	084h	
Slot S	Status	Slot C	ontrol	088h
Root Ca	pabilities	Root C	ontrol	08Ch
	Root Statu	JS		090h
	Device Capabi	lities 2		094h

⁽¹⁾ One or more bits in this register are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset. Registers highlighted in gray are reserved or not implemented.





Table 4-1. Classic PCI Configuration Register Map (continued)

	REGISTER N	IAME		OFFSET							
Device	Status 2	Device C	Control 2	098h							
	Link Capabilities 2										
Link S	Status 2	Link Co	ontrol 2	0A0h							
Slot Capabilities 2											
Slot S	Slot Status 2 Slot Control 2										
	Reserved										
Serial-bus control and status ⁽¹⁾	Serial-bus slave address ⁽¹⁾	Serial-bus word address ⁽¹⁾	Serial-bus data ⁽¹⁾	0B0h							
GPIO	GPIO data ⁽¹⁾ GPIO control ⁽¹⁾										
Reserved											
	TL Control and diagnos	stic register 0 ⁽¹⁾		0C0h							
	DLL Control and diagno	estic register 1 ⁽¹⁾		0C4h							
	PHY Control and diagno	ostic register 2 ⁽¹⁾		0C8h							
	Reserve	d		0CCh							
	Subsystem ac	cess ⁽¹⁾		0D0h							
	General conf	trol ⁽¹⁾		0D4h							
Reserved	Clock run status ⁽¹⁾	Clock mask	Clock control	0D8h							
Reserved	Arbiter time-out status	Arbiter request mask ⁽¹⁾	Arbiter control ⁽¹⁾	0DCh							
Serial IRQ e	edge control ⁽¹⁾	Reserved	Serial IRQ mode control ⁽¹⁾	0E0h							
Res	served	Serial IR	0E4h								
Cache Timer	Transfer Limit	PFA Requ	0E8h								
Cache Time	Cache Timer Upper Limit Cache Timer Lower Limit										
	Reserve	d		0F0h-0FCh							

4.1 Vendor ID Register

This 16-bit read-only register contains the value 104Ch, which is the vendor ID assigned to Texas Instruments.

PCI register offset: 00h

Register type: Read-only

Default value: 104Ch

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	1	0	0	0	0	0	1	0	0	1	1	0	0

4.2 Device ID Register

This 16-bit read-only register contains the value 8231h, which is the device ID assigned by TI for the bridge.

PCI register offset: 02h

Register type: Read-only

Default value: 8240h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0





4.3 **Command Register**

SCPS212B-MAY 2009-REVISED JULY 2009

The command register controls how the bridge behaves on the PCI Express interface. See Table 4-2 for a complete description of the register contents.

PCI register offset: 04h

Register type: Read-only, Read/Write


Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-2. Command Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:11	RSVD	R	Reserved. Returns 00000b when read.
10	INT_DISABLE	R	INTx disable. This bit enables device specific interrupts. Since the bridge does not generate any internal interrupts, this bit is read-only 0b.
9	FBB_ENB	R	Fast back-to-back enable. The bridge does not generate fast back-to-back transactions; therefore, this bit returns 0b when read.
8	SERR_ENB RW		SERR enable bit. When this bit is set, the bridge can signal fatal and nonfatal errors on the PCI Express interface on behalf of SERR assertions detected on the PCI bus.
<u> </u>	OLIVI_LIVD	IXVV	 0 = Disable the reporting of nonfatal errors and fatal errors (default) 1 = Enable the reporting of nonfatal errors and fatal errors
7	STEP_ENB	R	Address/data stepping control. The bridge does not support address/data stepping, and this bit is hardwired to 0b.
6	PERR_ENB	RW	Controls the setting of bit 8 (DATAPAR) in the status register (offset 06h, see Section 4.4) in response to a received poisoned TLP from PCI Express. A received poisoned TLP is forwarded with bad parity to conventional PCI regardless of the setting of this bit.
			 0 = Disables the setting of the master data parity error bit (default) 1 = Enables the setting of the master data parity error bit
5	VGA_ENB	R	VGA palette snoop enable. The bridge does not support VGA palette snooping; therefore, this bit returns 0b when read.
4	4 MWI_ENB		Memory write and invalidate enable. When this bit is set, the bridge translates PCI Express memory write requests into memory write and invalidate transactions on the PCI interface.
			0 = Disable the promotion to memory write and invalidate (default)1 = Enable the promotion to memory write and invalidate
3	SPECIAL	R	Special cycle enable. The bridge does not respond to special cycle transactions; therefore, this bit returns 0b when read.
			Bus master enable. When this bit is set, the bridge is enabled to initiate transactions on the PCI Express interface.
2	MASTER_ENB	RW	0 = PCI Express interface cannot initiate transactions. The bridge must disable the response to memory and I/O transactions on the PCI interface (default).
			1 = PCI Express interface can initiate transactions. The bridge can forward memory and I/O transactions from PCI secondary interface to the PCI Express interface.
			Memory space enable. Setting this bit enables the bridge to respond to memory transactions on the PCI Express interface.
1	MEMORY_ENB	RW	0 = PCI Express receiver cannot process downstream memory transactions and must respond with an unsupported request (default)
			1 = PCI Express receiver can process downstream memory transactions. The bridge can forward memory transactions to the PCI interface.
			I/O space enable. Setting this bit enables the bridge to respond to I/O transactions on the PCI Express interface.
0	IO_ENB	RW	0 = PCI Express receiver cannot process downstream I/O transactions and must respond with an unsupported request (default)
			1 = PCI Express receiver can process downstream I/O transactions. The bridge can forward I/O transactions to the PCI interface.

Classic PCI Configuration Space



www.ti.com

4.4 Status Register

The status register provides information about the PCI Express interface to the system. See Table 4-3 for a complete description of the register contents.

PCI register offset: 06h

Register type: Read-only, Read/Clear

Default value: 0010h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Table 4-3. Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15	PAR_ERR	RCU	Detected parity error. This bit is set when the PCI Express interface receives a poisoned TLP. This bit is set regardless of the state of bit 6 (PERR_ENB) in the command register (offset 04h, see Section 4.3).
	_		0 = No parity error detected
			1 = Parity error detected
14	SYS_ERR	RCU	Signaled system error. This bit is set when the bridge sends an ERR_FATAL or ERR_NONFATAL message and bit 8 (SERR_ENB) in the command register (offset 04h, see Section 4.3) is set.
	_		0 = No error signaled
			1 = ERR_FATAL or ERR_NONFATAL signaled
			Received master abort. This bit is set when the PCI Express interface of the bridge receives a completion-with-unsupported-request status.
13	MABORT	RCU	0 = Unsupported request not received on the PCI Express interface
			1 = Unsupported request received on the PCI Express interface
			Received target abort. This bit is set when the PCI Express interface of the bridge receives a completion-with-completer-abort status.
12	TABORT_REC	RCUT	0 = Completer abort not received on the PCI Express interface
			1 = Completer abort received on the PCI Express interface
			Signaled target abort. This bit is set when the PCI Express interface completes a request with completer abort status.
11	TABORT_SIG	RCUT	0 = Completer abort not signaled on the PCI Express interface
			1 = Completer abort signaled on the PCI Express interface
10:9	PCI_SPEED	R	DEVSEL timing. These bits are read-only 00b, because they do not apply to PCI Express.
8	DATAPAR	RCU	Master data parity error. This bit is set if bit 6 (PERR_ENB) in the command register (offset 04h, see Section 4.3) is set and the bridge receives a completion with data marked as poisoned on the PCI Express interface or poisons a write request received on the PCI Express interface.
			0 = No uncorrectable data error detected on the primary interface
			1 = Uncorrectable data error detected on the primary interface
7	FBB_CAP	R	Fast back-to-back capable. This bit does not have a meaningful context for a PCI Express device and is hardwired to 0b.
6	RSVD	R	Reserved. Returns 0b when read.
5	66MHZ	R	66-MHz capable. This bit does not have a meaningful context for a PCI Express device and is hardwired to 0b.
4	CAPLIST	R	Capabilities list. This bit returns 1b when read, indicating that the bridge supports additional PCI capabilities.
3	INT_STATUS	R	Interrupt status. This bit reflects the interrupt status of the function. This bit is read-only 0b since the bridge does not generate any interrupts internally.
2:0	RSVD	R	Reserved. Returns 000b when read.



4.5 Class Code and Revision ID Register

This read-only register categorizes the base class, subclass, and programming interface of the bridge. The base class is 06h, identifying the device as a bridge. The subclass is 04h, identifying the function as a PCI-to-PCI bridge, and the programming interface is 00h. Furthermore, the TI device revision is indicated in the lower byte (03h). See Table 4-4 for a complete description of the register contents.

PCI register offset: 08h

Register type: Read-only
Default value: 0604 0000

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0
					1											
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-4. Class Code and Revision ID Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:24	BASECLASS	R	Base class. This field returns 06h when read, which classifies the function as a bridge device.
23:16	SUBCLASS	R	Subclass. This field returns 04h when read, which classifies the function as a PCI-to-PCI bridge.
15:8	PGMIF	R	Programming interface. This field returns 00h when read.
7:0	CHIPREV	R	Silicon revision. This field returns the silicon revision of the function.

4.6 Cache Line Size Register

This register is used to determine when a downstream write is memory write (MW) or memory write invalidate (MWI).

A posted write TLP will normally be sent as a MW on the PCI bus. It will be sent as a MWI when the following conditions are met:

- Cacheline size register has a value that is a power of two (1, 2, 4, 8, 16, 32, 64, or 128)
- The write starts on a cacheline boundary
- The write is one or more cachelines in length
- · First and last bytes have all lanes enabled
- · Memory write invalidates are enabled

PCI register offset: 0Ch

Register type: Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0



www.ti.com

4.7 Primary Latency Timer Register

This read-only register has no meaningful context for a PCI Express device and returns 00h when read.

PCI register offset: 0Dh

Register type: Read only

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

4.8 Header Type Register

This read-only register indicates that this function has a type one PCI header. Bit 7 of this register is 0b indicating that the bridge is a single-function device.

PCI register offset: 0Eh

Register type: Read only

Default value: 01h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	1

4.9 BIST Register

Since the bridge does not support a built-in self test (BIST), this read-only register returns the value of 00h when read.

PCI register offset: 0Fh

Register type: Read only

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

4.10 Device Control Base Address Register

This register programs the memory base address that accesses the device control registers. By default, this register is read only. If bit 5 of the Control and Diagnostic Register 2 (see Section 4.63) is set, then the bits 31:12 of this register become read/write. See Table 4-5 for a complete description of the register contents.


PCI register offset: 10h

Register type: Read-only, Read/Write

Default value: 0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			,				,		,	,		,				
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

XIO2001 PCI Express™ to PCI Bus Translation Bridge





www.ti.com

Table 4-5. Device Control Base Address Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:12	ADDRESS	R or RW	Memory Address. The memory address field for XIO2001 uses 20 read/write bits indicating that 4096 bytes of memory space are required. While less than this is actually used, typical systems will allocate this space on a 4K boundary. If the BARO_EN bit (bit 5 at C8h) is '0', then these bits are read-only and return zeros when read. If the BARO_EN bit is '1', then these bits are read/write.
11:4	RSVD	R	Reserved. These bits are read-only and return 00h when read.
3	PRE_FETCH	R	Prefetchable. This bit is read-only 0b indicating that this memory window is not prefetchable.
2:1	MEM_TYPE	R	Memory type. This field is read-only 00b indicating that this window can be located anywhere in the 32-bit address space.
0	MEM_IND	R	Memory space indicator. This field returns 0b indicating that memory space is used.

4.11 Primary Bus Number Register

This read/write register specifies the bus number of the PCI bus segment that the PCI Express interface is connected to.

PCI register offset: 18h

Register type: Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

4.12 Secondary Bus Number Register

This read/write register specifies the bus number of the PCI bus segment that the PCI interface is connected to. The bridge uses this register to determine how to respond to a type 1 configuration transaction.

PCI register offset: 19h

Register type: Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

4.13 Subordinate Bus Number Register

This read/write register specifies the bus number of the highest number PCI bus segment that is downstream of the bridge. The bridge uses this register to determine how to respond to a type 1 configuration transaction.

PCI register offset: 1Ah

Register type: Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0





4.14 Secondary Latency Timer Register

This read/write register specifies the secondary bus latency timer for the bridge, in units of PCI clock cycles.

PCI register offset: 1Bh

Register type: Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

4.15 I/O Base Register

This read/write register specifies the lower limit of the I/O addresses that the bridge forwards downstream. See Table 4-6 for a complete description of the register contents.

PCI register offset: 1Ch

Register type: Read-only, Read/Write

Default value: 01h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	1

Table 4-6. I/O Base Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:4	IOBASE	RW	I/O base. Defines the bottom address of the I/O address range that determines when to forward I/O transactions from one interface to the other. These bits correspond to address bits [15:12] in the I/O address. The lower 12 bits are assumed to be 000h. The 16 bits corresponding to address bits [31:16] of the I/O address are defined in the I/O base upper 16 bits register (offset 30h, see Section 4.24).
3:0	IOTYPE	R	I/O type. This field is read-only 1h indicating that the bridge supports 32-bit I/O addressing.

4.16 I/O Limit Register

This read/write register specifies the upper limit of the I/O addresses that the bridge forwards downstream. See Table 4-7 for a complete description of the register contents.

PCI register offset: 1Dh

Register type: Read-only, Read/Write

Default value: 01h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	1

Table 4-7. I/O Limit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:4	IOLIMIT	RW	I/O limit. Defines the top address of the I/O address range that determines when to forward I/O transactions from one interface to the other. These bits correspond to address bits [15:12] in the I/O address. The lower 12 bits are assumed to be FFFh. The 16 bits corresponding to address bits [31:16] of the I/O address are defined in the I/O limit upper 16 bits register (offset 32h, see Section 4.25).
3:0	IOTYPE	R	I/O type. This field is read-only 1h indicating that the bridge supports 32-bit I/O addressing.





4.17 Secondary Status Register

The secondary status register provides information about the PCI bus interface. See Table 4-8 for a complete description of the register contents.

PCI register offset: 1Eh

Register type: Read-only, Read/Clear

Default value: 02X0h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0

Table 4-8. Secondary Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION								
			Detected parity error. This bit reports the detection of an uncorrectable address, attribute, or data error by the bridge on its internal PCI bus secondary interface. This bit must be set when any of the following three conditions are true:								
			The bridge detects an uncorrectable address or attribute error as a potential target.								
			The bridge detects an uncorrectable data error when it is the target of a write transaction.								
15	PAR_ERR	RCU	 The bridge detects an uncorrectable data error when it is the master of a read transaction (immediate read data). 								
			The bit is set irrespective of the state of bit 0 (PERR_EN) in the bridge control register at offset (see Section 4.29).								
			0 = Uncorrectable address, attribute, or data error not detected on secondary interface								
			1 = Uncorrectable address, attribute, or data error detected on secondary interface								
			Received system error. This bit is set when the bridge detects an SERR assertion.								
14	SYS_ERR	RCU	0 = No error asserted on the PCI interface 1 = SERR asserted on the PCI interface								
13	MABORT	RCU	Received master abort. This bit is set when the PCI interface of the bridge reports the detection of a master abort termination by the bridge when it is the master of a transaction on its secondary interface.								
			0 = Master abort not received on the PCI interface 1 = Master abort received on the PCI interface								
			Received target abort. This bit is set when the PCI interface of the bridge receives a target abort.								
12	TABORT_REC	RCU	0 = Target abort not received on the PCI interface 1 = Target abort received on the PCI interface								
4.4	TARORT OIG	DOLL	Signaled target abort. This bit reports the signaling of a target abort termination by the bridge when it responds as the target of a transaction on its secondary interface.								
11	TABORT_SIG	RCU	0 = Target abort not signaled on the PCI interface 1 = Target abort signaled on the PCI interface								
10:9	PCI_SPEED	R	DEVSEL timing. These bits are 01b indicating that this is a medium speed decoding device.								
8	DATAPAR	RCU	Master data parity error. This bit is set if the bridge is the bus master of the transaction on the PCI bus, bit 0 (PERR_EN) in the bridge control register (offset 3Eh see Section 4.29) is set, and the bridge either asserts PERR on a read transaction or detects PERR asserted on a write transaction.								
			0 = No data parity error detected on the PCI interface 1 = Data parity error detected on the PCI Interface								
7	FBB_CAP	R	Fast back-to-back capable. This bit returns a 1b when read indicating that the secondary PCI interface of bridge supports fast back-to-back transactions.								
6	RSVD	R	Reserved. Returns 0b when read.								
5	66MHZ	R	66-MHz capable. The bridge operates at a PCI bus CLK frequency of 66 MHz; therefore, this bit always returns a 1b.								
4:0	RSVD	R	Reserved. Returns 00000b when read.								

Classic PCI Configuration Space





4.18 Memory Base Register

This read/write register specifies the lower limit of the memory addresses that the bridge forwards downstream. See Table 4-9 for a complete description of the register contents.

PCI register offset: 20h

Register type: Read-only, Read/Write

Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-9. Memory Base Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:4	MEMBASE	RW	Memory base. Defines the lowest address of the memory address range that determines when to forward memory transactions from one interface to the other. These bits correspond to address bits [31:20] in the memory address. The lower 20 bits are assumed to be 00000h.
3:0	RSVD	R	Reserved. Returns 0h when read.

4.19 Memory Limit Register

This read/write register specifies the upper limit of the memory addresses that the bridge forwards downstream. See Table 4-10 for a complete description of the register contents.

PCI register offset: 22h

Register type: Read-only, Read/Write

Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-10. Memory Limit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:4	MEMLIMIT	RW	Memory limit. Defines the highest address of the memory address range that determines when to forward memory transactions from one interface to the other. These bits correspond to address bits [31:20] in the memory address. The lower 20 bits are assumed to be FFFFFh.
3:0	RSVD	R	Reserved. Returns 0h when read.

4.20 Prefetchable Memory Base Register

This read/write register specifies the lower limit of the prefetchable memory addresses that the bridge forwards downstream. See Table 4-11 for a complete description of the register contents.

PCI register offset: 24h

Register type: Read-only, Read/Write

Default value: 0001h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1





Table 4-11. Prefetchable Memory Base Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:4	PREBASE	RW	Prefetchable memory base. Defines the lowest address of the prefetchable memory address range that determines when to forward memory transactions from one interface to the other. These bits correspond to address bits [31:20] in the memory address. The lower 20 bits are assumed to be 00000h. The prefetchable base upper 32 bits register (offset 28h, see Section 4.22) specifies the bit [63:32] of the 64-bit prefetchable memory address.
3:0	64BIT	R	64-bit memory indicator. These read-only bits indicate that 64-bit addressing is supported for this memory window.

4.21 Prefetchable Memory Limit Register

SCPS212B-MAY 2009-REVISED JULY 2009

This read/write register specifies the upper limit of the prefetchable memory addresses that the bridge forwards downstream. See Table 4-12 for a complete description of the register contents.

PCI register offset:

Read-only, Read/Write Register type:

Default value: 0001h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Table 4-12. Prefetchable Memory Limit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:4	PRELIMIT	RW	Prefetchable memory limit. Defines the highest address of the prefetchable memory address range that determines when to forward memory transactions from one interface to the other. These bits correspond to address bits [31:20] in the memory address. The lower 20 bits are assumed to be FFFFFh. The prefetchable limit upper 32 bits register (offset 2Ch, see Section 4.23) specifies the bit [63:32] of the 64-bit prefetchable memory address.
3:0	64BIT	R	64-bit memory indicator. These read-only bits indicate that 64-bit addressing is supported for this memory window.

4.22 Prefetchable Base Upper 32-Bit Register

This read/write register specifies the upper 32 bits of the prefetchable memory base register. See Table 4-13 for a complete description of the register contents.

PCI register offset: 28h

Read/Write Register type: Default value: 0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-13. Prefetchable Base Upper 32-Bit Register Description

ВІТ	FIELD NAME	ACCESS	DESCRIPTION
31:	PREBASE	RW	Prefetchable memory base upper 32 bits. Defines the upper 32 bits of the lowest address of the prefetchable memory address range that determines when to forward memory transactions downstream.





4.23 Prefetchable Limit Upper 32-Bit Register

This read/write register specifies the upper 32 bits of the prefetchable memory limit register. See Table 4-14 for a complete description of the register contents.

PCI register offset: 2Ch

Register type: Read/Write

Default value: 0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-14. Prefetchable Limit Upper 32-Bit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:0	PRELIMIT	RW	Prefetchable memory limit upper 32 bits. Defines the upper 32 bits of the highest address of the prefetchable memory address range that determines when to forward memory transactions downstream.

4.24 I/O Base Upper 16-Bit Register

This read/write register specifies the upper 16 bits of the I/O base register. See Table 4-15 for a complete description of the register contents.

PCI register offset: 30h

Register type: Read/Write

Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-15. I/O Base Upper 16-Bit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:0	IOBASE	RW	I/O base upper 16 bits. Defines the upper 16 bits of the lowest address of the I/O address range that determines when to forward I/O transactions downstream. These bits correspond to address bits [31:20] in the I/O address. The lower 20 bits are assumed to be 00000h.

4.25 I/O Limit Upper 16-Bit Register

This read/write register specifies the upper 16 bits of the I/O limit register. See Table 4-16 for a complete description of the register contents.


PCI register offset: 32h

Register type: Read/Write

Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

XIO2001 PCI Express™ to PCI Bus Translation Bridge





www.ti.com

Table 4-16. I/O Limit Upper 16-Bit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:0	IOLIMIT	RW	I/O limit upper 16 bits. Defines the upper 16 bits of the top address of the I/O address range that determines when to forward I/O transactions downstream. These bits correspond to address bits [31:20] in the I/O address. The lower 20 bits are assumed to be FFFFFh.

4.26 Capabilities Pointer Register

This read-only register provides a pointer into the PCI configuration header where the PCI power management block resides. Since the PCI power management registers begin at 40h, this register is hardwired to 40h.

PCI register offset: 34h

Register type: Read-only

Default value: 40h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	1	0	0	0	0	0	0

4.27 Interrupt Line Register

This read/write register is programmed by the system and indicates to the software which interrupt line the bridge has assigned to it. The default value of this register is FFh, indicating that an interrupt line has not yet been assigned to the function. Since the bridge does not generate interrupts internally, this register is a scratch pad register.

PCI register offset: 3Ch

Register type: Read/Write

Default value: FFh

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	1	1	1	1	1	1	1	1

4.28 Interrupt Pin Register

The interrupt pin register is read-only 00h indicating that the bridge does not generate internal interrupts. While the bridge does not generate internal interrupts, it does forward interrupts from the secondary interface to the primary interface.

PCI register offset: 3Dh

Register type: Read-only

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0





4.29 Bridge Control Register

The bridge control register provides extensions to the command register that are specific to a bridge. See Table 4-17 for a complete description of the register contents.

PCI register offset: 3Eh

Register type: Read-only, Read/Write, Read/Clear

Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-17. Bridge Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:12	RSVD	R	Reserved. Returns 0h when read.
11	DTSERR	RW	Discard timer SERR enable. Applies only in conventional PCI mode. This bit enables the bridge to generate either an ERR_NONFATAL (by default) or ERR_FATAL transaction on the primary interface when the secondary discard timer expires and a delayed transaction is discarded from a queue in the bridge. The severity is selectable only if advanced error reporting is supported.
			0 = Do not generate ERR_NONFATAL or ERR_FATAL on the primary interface as a result of the expiration of the secondary discard timer. Note that an error message can still be sent if advanced error reporting is supported and bit 10 (DISCARD_TIMER_MASK) in the secondary uncorrectable error mask register (offset 130h, see Section 5.11) is clear (default).
			1 = Generate ERR_NONFATAL or ERR_FATAL on the primary interface if the secondary discard timer expires and a delayed transaction is discarded from a queue in the bridges.
10	DTSTATUS	RCU	Discard timer status. This bit indicates if a discard timer expires and a delayed transaction is discarded.
			0 = No discard timer error
			1 = Discard timer error
9	SEC_DT	RW	Selects the number of PCI clocks that the bridge waits for a master on the secondary interface to repeat a delayed transaction request. The counter starts once the delayed completion (the completion of the delayed transaction on the primary interface) has reached the head of the downstream queue of the bridge (i.e., all ordering requirements have been satisfied and the bridge is ready to complete the delayed transaction with the initiating master on the secondary bus). If the master does not repeat the transaction before the counter expires, then the bridge deletes the delayed transaction from its queue and sets the discard timer status bit.
			 0 = The secondary discard timer counts 2¹⁵ PCI clock cycles (default) 1 = The secondary discard timer counts 2¹⁰ PCI clock cycles
8	PRI_DEC	R	Primary discard timer. This bit has no meaning in PCI Express and is hardwired to 0b.
7	FBB_EN	RW	Fast back-to-back enable. This bit allows software to enable fast back-to-back transactions on the secondary PCI interface.
			0 = Fast back-to-back transactions are disabled (default)
			1 = Secondary interface fast back-to-back transactions are enabled
6	SRST	RW	Secondary bus reset. This bit is set when software wishes to reset all devices downstream of the bridge. Setting this bit causes the PRST signal on the secondary interface to be asserted.
			0 = Secondary interface is not in reset state (default)
			1 = Secondary interface is in the reset state





Table 4-17. Bridge Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
5	MAM	RW	Master abort mode. This bit controls the behavior of the bridge when it receives a master abort or an unsupported request.
			0 = Do not report master aborts. Returns FFFF FFFFh on reads and discard data on writes (default)
			1 = Respond with an unsupported request on PCI Express when a master abort is received on PCI. Respond with target abort on PCI when an unsupported request completion on PCI Express is received. This bit also enables error signaling on master abort conditions on posted writes.
4	VGA16	RW	VGA 16-bit decode. This bit enables the bridge to provide full 16-bit decoding for VGA I/O addresses. This bit only has meaning if the VGA enable bit is set.
			0 = Ignore address bits [15:10] when decoding VGA I/O addresses (default)
			1 = Decode address bits [15:10] when decoding VGA I/O addresses
3	VGA	RW	VGA enable. This bit modifies the response by the bridge to VGA compatible addresses. If this bit is set, then the bridge decodes and forwards the following accesses on the primary interface to the secondary interface (and, conversely, block the forwarding of these addresses from the secondary to primary interface):
			 Memory accesses in the range 000A 0000h to 000B FFFFh
			 I/O addresses in the first 64 KB of the I/O address space (address bits [31:16] are 0000h) and where address bits [9:0] are in the range of 3B0h to 3BBh or 3C0h to 3DFh (inclusive of ISA address aliases – address bits [15:10] may possess any value and are not used in the decoding)
			If this bit is set, then forwarding of VGA addresses is independent of the value of bit 2 (ISA), the I/O address and memory address ranges defined by the I/O base and limit registers, the memory base and limit registers, and the prefetchable memory base and limit registers of the bridge. The forwarding of VGA addresses is qualified by bits 0 (IO_ENB) and 1 (MEMORY_ENB) in the command register (offset 04h, see Section 4.3).
			0 = Do not forward VGA compatible memory and I/O addresses from the primary to secondary interface (addresses defined above) unless they are enabled for forwarding by the defined I/O and memory address ranges (default).
			1 = Forward VGA compatible memory and I/O addresses (addresses defined above) from the primary interface to the secondary interface (if the I/O enable and memory enable bits are set) independent of the I/O and memory address ranges and independent of the ISA enable bit.
2	ISA	RW	ISA enable. This bit modifies the response by the bridge to ISA I/O addresses. This applies only to I/O addresses that are enabled by the I/O base and I/O limit registers and are in the first 64 KB of PCI I/O address space (0000 0000h to 0000 FFFFh). If this bit is set, then the bridge blocks any forwarding from primary to secondary of I/O transactions addressing the last 768 bytes in each 1-KB block. In the opposite direction (secondary to primary), I/O transactions are forwarded if they address the last 768 bytes in each 1K block.
			0 = Forward downstream all I/O addresses in the address range defined by the I/O base and I/O limit registers (default)
			1 = Forward upstream ISA I/O addresses in the address range defined by the I/O base and I/O limit registers that are in the first 64 KB of PCI I/O address space (top 768 bytes of each 1-KB block)
1	SERR_EN	RW	SERR enable. This bit controls forwarding of system error events from the secondary interface to the primary interface. The bridge forwards system error events when:
			This bit is set
			Bit 8 (SERR_ENB) in the command register (offset 04h, see Section 4.3) is set
			SERR is asserted on the secondary interface
			0 = Disable the forwarding of system error events (default)
			1 = Enable the forwarding of system error events

www.ti.com

SCPS212B-MAY 2009-REVISED JULY 2009

Table 4-17. Bridge Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
0	PERR_EN	RW	Parity error response enable. Controls the bridge's response to data, uncorrectable address, and attribute errors on the secondary interface. Also, the bridge always forwards data with poisoning, from conventional PCI to PCI Express on an uncorrectable conventional PCI data error, regardless of the setting of this bit.
			0 = Ignore uncorrectable address, attribute, and data errors on the secondary interface (default)
			1 = Enable uncorrectable address, attribute, and data error detection and reporting on the secondary interface

4.30 Capability ID Register

This read-only register identifies the linked list item as the register for Subsystem ID and Subsystem Vendor ID capabilities. The register returns 0Dh when read.

PCI register offset: 40h

Register type: Read-only

Default value: 0Dh

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	1	1	0	1

4.31 Next Item Pointer Register

The contents of this read-only register indicate the next item in the linked list of capabilities for the bridge. This register reads 48h pointing to the PCI Power Management Capabilities registers.

PCI register offset: 41h

Register type: Read-only

Default value: 48h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	1	0	0	1	0	0	0

4.32 Subsystem Vendor ID Register

This register, used for system and option card identification purposes, may be required for certain operating systems. This read-only register is initialized through the EEPROM and can be written through the subsystem alias register. This register is reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

PCI register offset: 44h

Register type: Read-only
Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





4.33 Subsystem ID Register

This register, used for system and option card identification purposes, may be required for certain operating systems. This read-only register is initialized through the EEPROM and can be written through the subsystem alias register. This register is reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

PCI register offset: 46h

Register type: Read-only

Default value: 0000h

ĺ	BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

4.34 Capability ID Register

This read-only register identifies the linked list item as the register for PCI Power Management ID Capabilities. The register returns 01h when read.

PCI register offset: 48h

Register type: Read-only

Default value: 01h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	1

4.35 Next Item Pointer Register

The contents of this read-only register indicate the next item in the linked list of capabilities for the bridge. This register reads 50h pointing to the MSI Capabilities registers.

PCI register offset: 49h

Register type: Read-only

Default value: 50h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	1	0	1	0	0	0	0

4.36 Power Management Capabilities Register

This read-only register indicates the capabilities of the bridge related to PCI power management. See Table 4-18 for a complete description of the register contents.

PCI register offset: 4Ah

Register type: Read-only

Default value: 0603h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	1

Classic PCI Configuration Space





Table 4-18. Power Management Capabilities Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:11	PME_SUPPORT	R	PME support. This 5-bit field indicates the power states from which the bridge may assert PME. Because the bridge never generates a PME except on a behalf of a secondary device, this field is read-only and returns 00000b.
10	D2_SUPPORT	R	This bit returns a 1b when read, indicating that the function supports the D2 device power state.
9	D1_SUPPORT	R	This bit returns a 1b when read, indicating that the function supports the D1 device power state.
8:6	AUX_CURRENT	R	3.3 V_{AUX} auxiliary current requirements. This field returns 000b since the bridge does not generate \overline{PME} from D3 _{cold} .
5	DSI	R	Device specific initialization. This bit returns 0b when read, indicating that the bridge does not require special initialization beyond the standard PCI configuration header before a generic class driver is able to use it.
4	RSVD	R	Reserved. Returns 0b when read.
3	PME_CLK	R	PME clock. This bit returns 0b indicating that the PCI clock is not needed to generate PME.
2:0	PM_VERSION	R	Power management version. If bit 26 (PCI_PM_VERSION_CTRL) in the general control register (offset D4h, see Section 4.65) is 0b, then this field returns 010b indicating revision 1.1 compatibility. If PCI_PM_VERSION_CTRL is 1b, then this field returns 011b indicating revision 1.2 compatibility.

4.37 Power Management Control/Status Register

This register determines and changes the current power state of the bridge. No internal reset is generated when transitioning from the $D3_{hot}$ state to the D0 state. See Table 4-19 for a complete description of the register contents.

PCI register offset: 4Ch

Register type: Read-only, Read/Write

Default value: 0008h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Table 4-19. Power Management Control/Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15	PME_STAT	R	PME status. This bit is read-only and returns 0b when read.
14:13	DATA_SCALE	R	Data scale. This 2-bit field returns 00b when read since the bridge does not use the data register.
12:9	DATA_SEL	R	Data select. This 4-bit field returns 0h when read since the bridge does not use the data register.
8	PME_EN	RW	PME enable. This bit has no function and acts as scratchpad space. The default value for this bit is 0b.
7:4	RSVD	R	Reserved. Returns 0h when read.
3	NO_SOFT_RESET	R	No soft reset. If bit 26 (PCI_PM_VERSION_CTRL) in the general control register (offset D4h, see Section 4.65) is 0b, then this bit returns 0b for compatibility with version 1.1 of the PCI Power Management Specification. If PCI_PM_VERSION_CTRL is 1b, then this bit returns 1b indicating that no internal reset is generated and the device retains its configuration context when transitioning from the D3hot state to the D0 state.
2	RSVD	R	Reserved. Returns 0b when read.
1:0	PWR_STATE	RW	Power state. This 2-bit field determines the current power state of the function and sets the function into a new power state. This field is encoded as follows: 00 = D0 (default) 01 = D1 10 = D2 11 = D3 _{hot}





4.38 Power Management Bridge Support Extension Register

This read-only register indicates to host software what the state of the secondary bus will be when the bridge is placed in D3. See Table 4-20 for a complete description of the register contents.

PCI register offset: 4Eh

Register type: Read-only

Default value: 40h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	1	0	0	0	0	0	0

Table 4-20. PM Bridge Support Extension Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7	BPCC	R	Bus power/clock control enable. This bit indicates to the host software if the bus secondary clocks are stopped when the bridge is placed in D3. The state of the BPCC bit is controlled by bit 11 (BPCC_E) in the general control register (offset D4h, see Section 4.65).
			0 = The secondary bus clocks are not stopped in D3 1 = The secondary bus clocks are stopped in D3
6	BSTATE	R	B2/B3 support. This bit is read-only 1b indicating that the bus state in D3 is B2.
5:0	RSVD	R	Reserved. Returns 00 0000b when read.

4.39 Power Management Data Register

The read-only register is not applicable to the bridge and returns 00h when read.

PCI register offset: 4Fh

Register type: Read-only

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

4.40 MSI Capability ID Register

This read-only register identifies the linked list item as the register for message signaled interrupts capabilities. The register returns 05h when read.

PCI register offset: 50h

Register type: Read-only

Default value: 05h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	1	0	1



www.ti.com

4.41 Next Item Pointer Register

The contents of this read-only register indicate the next item in the linked list of capabilities for the bridge. This register reads 70h pointing to the subsystem ID capabilities registers.

PCI register offset: 51h

Register type: Read-only

Default value: 70h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	1	1	1	0	0	0	0

4.42 MSI Message Control Register

This register controls the sending of MSI messages. See Table 4-21 for a complete description of the register contents.

PCI register offset: 52h

Register type: Read-only, Read/Write

Default value: 0088h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RESET STATE	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	

Table 4-21. MSI Message Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION					
15:8	RSVD	R	Reserved. Returns 00h when read.					
7	64CAP	R	64-bit message capability. This bit is read-only 1b indicating that the bridge supports 64-bit MSI message addressing.					
6:4	MM_EN	RW	Multiple message enable. This bit indicates the number of distinct messages that the bridge is allowed to generate.					
			000 = 1 message (default) 001 = 2 messages 010 = 4 messages 011 = 8 messages 100 = 16 messages 101 = Reserved 110 = Reserved 111 = Reserved					
3:1	MM_CAP	R	Multiple message capabilities. This field indicates the number of distinct messages that bridge is capable of generating. This field is read-only 100b indicating that the bridge can signal 1 interrupt for each IRQ supported on the serial IRQ stream up to a maximum of 16 unique interrupts.					
0	MSI_EN	RW	MSI enable. This bit enables MSI interrupt signaling. MSI signaling must be enabled by software for the bridge to signal that a serial IRQ has been detected.					
		0 = MSI signaling is prohibited (default) 1 = MSI signaling is enabled						

4.43 MSI Message Lower Address Register


This register contains the lower 32 bits of the address that a MSI message writes to when a serial IRQ is detected. See Table 4-22 for a complete description of the register contents.

PCI register offset: 54h

Register type: Read-only, Read/Write

Default value: 0000 0000h

XIO2001 PCI Express™ to PCI Bus Translation Bridge



www.ti.com

NSTRUMENTS

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			,					,		,	,		,		,	
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-22. MSI Message Lower Address Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:2	ADDRESS	RW	System specified message address
1:0	RSVD	R	Reserved. Returns 00b when read.

4.44 MSI Message Upper Address Register

This register contains the upper 32 bits of the address that a MSI message writes to when a serial IRQ is detected. If this register contains 0000 0000h, then 32-bit addressing is used; otherwise, 64-bit addressing is used.

PCI register offset: 58h

Register type: Read/Write
Default value: 0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	1					1	1		1	1	1		1		1	
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

4.45 MSI Message Data Register

This register contains the data that software programmed the bridge to send when it send a MSI message. See Table 4-23 for a complete description of the register contents.

PCI register offset: 5Ch

Register type: Read/Write

Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-23. MSI Message Data Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:4	MSG	RW	System specific message. This field contains the portion of the message that the bridge forwards unmodified.
3:0	MSG_NUM	RW	Message number. This portion of the message field may be modified to contain the message number is multiple messages are enable. The number of bits that are modifiable depends on the number of messages enabled in the message control register.
			1 message = No message data bits can be modified (default) 2 messages = Bit 0 can be modified 4 messages = Bits 1:0 can be modified 8 messages = Bits 2:0 can be modified 16 messages = Bits 3:0 can be modified

Classic PCI Configuration Space





4.46 PCI Express Capability ID Register

This read-only register identifies the linked list item as the register for subsystem ID and subsystem vendor ID capabilities. The register returns 10h when read.

PCI register offset: 70h

Register type: Read-only

Default value: 10h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	1	0	0	0	0

4.47 Next Item Pointer Register

The contents of this read-only register indicate the next item in the linked list of capabilities for the bridge. This register reads 00h, indicating no additional capabilities are supported.

PCI register offset: 71h

Register type: Read-only

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

4.48 PCI Express Capabilities Register

This read-only register indicates the capabilities of the bridge related to PCI Express. See Table 4-24 for a complete description of the register contents.

PCI register offset: 72h

Register type: Read-only

Default value: 0072h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	1

Table 4-24. PCI Express Capabilities Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:14	RSVD	R	Reserved. Returns 00b when read.
13:9	INT_NUM	R	Interrupt message number. This field is used for MSI support and is implemented as read-only 00000b in the bridge.
8	SLOT	R	Slot implemented. This bit is not valid for the bridge and is read-only 0b.
7:4	DEV_TYPE	R	Device/port type. This read-only field returns 0111b indicating that the device is a PCI Express-to-PCI bridge.
3:0	VERSION	R	Capability version. This field returns 2h indicating revision 2 of the PCI Express capability.





4.49 Device Capabilities Register

The device capabilities register indicates the device specific capabilities of the bridge. See Table 4-25 for a complete description of the register contents.

PCI register offset: 74h

Register type: Read-only Default value: 0000 8D82

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
										•	•					
			1				1		1						1	
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Table 4-25. Device Capabilities Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:28	RSVD	R	Reserved. Returns 0h when read.
27:26	CSPLS	RU	Captured slot power limit scale. The value in this field is programmed by the host by issuing a Set_Slot_Power_Limit message. When a Set_Slot_Power_Limit message is received, bits 9:8 are written to this field. The value in this field specifies the scale used for the slot power limit. 00 = 1.0x 01 = 0.1x
			10 = 0.01x 11 = 0.001x
25:18	CSPLV	RU	Captured slot power limit value. The value in this field is programmed by the host by issuing a Set_Slot_Power_Limit message. When a Set_Slot_Power_Limit message is received, bits 7:0 are written to this field. The value in this field in combination with the slot power limit scale value (bits 27:26) specifies the upper limit of power supplied to the slot. The power limit is calculated by multiplying the value in this field by the value in the slot power limit scale field.
17:16	RSVD	R	Reserved. Return 00b when read.
15	RBER	R	Role based error reporting. This bit is hardwired to 1 indicating that this bridge supports Role Based Error Reporting.
14	PIP	R	Power indicator present. This bit is hardwired to 0b indicating that a power indicator is not implemented.
13	AIP	R	Attention indicator present. This bit is hardwired to 0b indicating that an attention indicator is not implemented.
12	ABP	R	Attention button present. This bit is hardwired to 0b indicating that an attention button is not implemented.
11:9	EP_L1_LAT	RU	Endpoint L1 acceptable latency. This field indicates the maximum acceptable latency for a transition from L1 to L0 state. This field can be programmed by writing to the L1_LATENCY field (bits 15:13) in the general control register (offset D4h, see Section 4.65). The default value for this field is 110b which indicates a range from 32µs to 64µs. This field cannot be programmed to be less than the latency for the PHY to exit the L1 state.
8:6	EP_LOS_LAT	RU	Endpoint L0s acceptable latency. This field indicates the maximum acceptable latency for a transition from L0s to L0 state. This field can be programmed by writing to the L0s_LATENCY field (bits 18:16) in the general control register (offset D4h, see Section 4.65). The default value for this field is 110b which indicates a range from 2μs to 4μs. This field cannot be programmed to be less than the latency for the PHY to exit the L0s state.
5	ETFS	R	Extended tag field supported. This field indicates the size of the tag field not supported.
4:3	PFS	R	Phantom functions supported. This field is read-only 00b indicating that function numbers are not used for phantom functions.
2:0	MPSS	R	Maximum payload size supported. This field indicates the maximum payload size that the device can support for TLPs. This field is encoded as 010b indicating the maximum payload size for a TLP is 512 bytes.

Classic PCI Configuration Space





4.50 Device Control Register

The device control register controls PCI Express device specific parameters. See Table 4-26 for a complete description of the register contents.

PCI register offset: 78h

Register type: Read-only, Read/Write

Default value: 2000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-26. Device Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION							
15	CFG_RTRY_ENB	RW	Configuration retry status enable. When this read/write bit is set to 1b, the bridge returns a completion with completion retry status on PCI Express if a configuration transaction forwarded to the secondary interface did not complete within the implementation specific time-out period. When this bit is set to 0b, the bridge does not generate completions with completion retry status on behalf of configuration transactions. The default value of this bit is 0b.							
14:12	MRRS	RW	Maximum read request size. This field is programmed by host software to set the maximum size of a read request that the bridge can generate. The bridge uses this field to determine how much data to fetch on a read request. This field is encoded as: 000 = 128B							
			001 = 256B 010 = 512B (default) 011 = 1024B 100 = 2048B 101 = 4096B 110 = Reserved 111 = Reserved							
11	ENS	R	Enable no snoop. This bit is hardwired to 0 since this device never sets the No Snoop attribute in transactions that it initiates.							
10	APPE	RW	Auxiliary power PM enable. This bit has no effect in the bridge.							
			0 = AUX power is disabled (default) 1 = AUX power is enabled							
9	PFE	R	Phantom function enable. Since the bridge does not support phantom functions, this bit is read-only 0b.							
8	ETFE	R	Extended tag field enable. Since the bridge does not support extended tags, this bit is read-only 0b.							
7:5	MPS	RW	Maximum payload size. This field is programmed by host software to set the maximum size of posted writes or read completions that the bridge can initiate. This field is encoded as:							
			000 = 128B (default) 001 = 256B							
			010 = 512B 011 = 1024B							
			100 = 2048B							
			101 = 4096B 110 = Reserved							
			111 = Reserved							
4	ERO	R	Enable relaxed ordering. Since the bridge does not support relaxed ordering, this bit is read-only 0b.							
3	URRE	RW	Unsupported request reporting enable. If this bit is set, then the bridge sends an ERR_NONFATAL message to the root complex when an unsupported request is received.							
			0 = Do not report unsupported requests to the root complex (default) 1 = Report unsupported requests to the root complex							
2	FERE	RW	Fatal error reporting enable. If this bit is set, then the bridge is enabled to send ERR_FATAL messages to the root complex when a system error event occurs.							
			0 = Do not report fatal errors to the root complex (default) 1 = Report fatal errors to the root complex							



Table 4-26. Device Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
1	NFERE	RW	Nonfatal error reporting enable. If this bit is set, then the bridge is enabled to send ERR_NONFATAL messages to the root complex when a system error event occurs.
			0 = Do not report nonfatal errors to the root complex (default) 1 = Report nonfatal errors to the root complex
0	CERE	RW	Correctable error reporting enable. If this bit is set, then the bridge is enabled to send ERR_COR messages to the root complex when a system error event occurs.
			0 = Do not report correctable errors to the root complex (default)1 = Report correctable errors to the root complex

4.51 Device Status Register

SCPS212B-MAY 2009-REVISED JULY 2009

The device status register provides PCI Express device specific information to the system. See Table 4-27 for a complete description of the register contents.

PCI register offset: 7Ah

Register type: Read-only

Default value: 0000h

BIT NUMBER		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RESET STAT	E	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 4-27. Device Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:6	RSVD	R	Reserved. Returns 00 0000 0000b when read.
5	PEND	RU	Transaction pending. This bit is set when the bridge has issued a non-posted transaction that has not been completed.
4	APD	RU	AUX power detected. This bit indicates that AUX power is present.
			0 = No AUX power detected 1 = AUX power detected
3	URD	RCU	Unsupported request detected. This bit is set by the bridge when an unsupported request is received.
2	FED	RCU	Fatal error detected. This bit is set by the bridge when a fatal error is detected.
1	NFED	RCU	Nonfatal error detected. This bit is set by the bridge when a nonfatal error is detected.
0	CED	RCU	Correctable error detected. This bit is set by the bridge when a correctable error is detected.

4.52 Link Capabilities Register

The link capabilities register indicates the link specific capabilities of the bridge. See Table 4-28 for a complete description of the register contents.

PCI register offset: 7Ch

Register type: Read-only Default value: 000Y XC11h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	1	У	У
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	У	х	х	х	1	1	0	0	0	0	0	1	0	0	0	1





Table 4-28. Link Capabilities Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:24	PORT_NUM	R	Port number. This field indicates port number for the PCI Express link. This field is read-only 00h indicating that the link is associated with port 0.
23:22	RSVD	R	Reserved. Return 00b when read.
21	LBN_CAP	R	Link bandwidth notification. This bit is hardwired to 0b since this field is not applicable to a bridge.
20	DLLLAR_CAP	R	DLL link active reporting capable. This bit is hardwired to 0b since the bridge does not support this capability.
19	SDER_CAP	R	Surprise down error reporting capable. This bit is hardwired to 0b since the bridge does not support this capability.
18	CLK_PM	R	Clock Power Management. This bit is hardwired to 1 to indicate that XIO2001 supports Clock Power Management through CLKREQ protocol.
17:15	L1_LATENCY	R	L1 exit latency. This field indicates the time that it takes to transition from the L1 state to the L0 state. Bit 6 (CCC) in the link control register (offset 80h, see Section 4.53) equals 1b for a common clock and equals 0b for an asynchronous clock.
			For a common reference clock, the value of this field is determined by bits 20:18 (L1_EXIT_LAT_ASYNC) of the control and diagnostic register 1 (offset C4h, see Section 4.62).
			For an asynchronous reference clock, the value of this field is determined by bits 17:15 (L1_EXIT_LAT_COMMON) of the control and diagnostic register 1 (offset C4h, see Section 4.62).
14:12	LOS_LATENCY	R	L0s exit latency. This field indicates the time that it takes to transition from the L0s state to the L0 state. Bit 6 (CCC) in the link control register (offset 80h, see Section 4.53) equals 1b for a common clock and equals 0b for an asynchronous clock.
			For a common reference clock, the value of 011b indicates that the L1 exit latency falls between 256 ns to less than 512 ns.
			For an asynchronous reference clock, the value of 100b indicates that the L1 exit latency falls between 512 ns to less than 1 μ s.
11:10	ASLPMS	R	Active state link PM support. This field indicates the level of active state power management that the bridge supports. The value 11b indicates support for both L0s and L1 through active state power management.
9:4	MLW	R	Maximum link width. This field is encoded 00 0001b to indicate that the bridge only supports a x1 PCI Express link.
3:0	MLS	R	Maximum link speed. This field is encoded 1h to indicate that the bridge supports a maximum link speed of 2.5 Gb/s.

4.53 Link Control Register

The link control register controls link specific behavior. See Table 4-29 for a complete description of the register contents.

PCI register offset: 80h

Register type: Read-only, Read/Write

Default value: 0Y0Xh

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	У	0	0	0	0	0	0	х	х

Table 4-29. Link Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:12	RSVD	R	Reserved. Returns 0h when read.
11	LABW_IEN	R	Link autonomous bandwidth interrupt enable. This bit is hardwired to 0b since this field is not applicable to a bridge.
10	LBWN_IEN	R	Link bandwidth management interrupt enable. This bit is hardwired to 0b since this field is not applicable to a bridge.
9	HWAW_DIS	R	Hardware autonomous width disable. This bit is hardwired to 0b since this field is not supported by this bridge.





Table 4-29. Link Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
8	CPM_EN	RW	Clock Power Management Enable. This bit is used to enable the bridge to use CLKREQ for clock power management
			0 = Clock Power Management is disabled. CLKREQ is held low. 1 = Clock Power Management is enabled and the bridge is permitted to use the CLKREQ signal to allow the REFCLK input to be stopped The default value for this is bit is determined by bit 23 (CPM_EN_DEF_OVRD) in the general control register (offset D4h, see Section 4.65).
7	ES	RW	Extended synch. This bit forces the bridge to extend the transmission of FTS ordered sets and an extra TS2 when exiting from L1 prior to entering to L0.
			0 = Normal synch (default) 1 = Extended synch
6	ccc	RW	Common clock configuration. When this bit is set, it indicates that the bridge and the device at the opposite end of the link are operating with a common clock source. A value of 0b indicates that the bridge and the device at the opposite end of the link are operating with separate reference clock sources. The bridge uses this common clock configuration information to report the L0s and L1 exit latencies.
			0 = Reference clock is asynchronous (default) 1 = Reference clock is common
5	RL	R	Retrain link. This bit has no function and is read-only 0b.
4	LD	R	Link disable. This bit has no function and is read-only 0b.
3	RCB	RW	Read completion boundary. This bit is an indication of the RCB of the root complex. The state of this bit has no affect on the bridge, since the RCB of the bridge is fixed at 128 bytes. 0 = 64 bytes (default)
_		_	1 = 128 bytes
2	RSVD	R	Reserved. Returns 0b when read.
1:0	ASLPMC	RW	Active state link PM control. This field enables and disables the active state PM. The default value for this is bit is determined by bits 29:28 (ASPM_CTRL_DEF_OVRD) in the general control register (offset D4h, see Section 4.65).
			00 = Active state PM disabled (default) 01 = L0s entry enabled 10 = L1 entry enabled 11 = L0s and L1 entry enabled

4.54 Link Status Register

The link status register indicates the current state of the PCI Express link. See Table 4-30 for a complete description of the register contents.

PCI register offset: 82h

Register type: Read-only

Default value: X011h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	Х	0	0	0	0	0	0	0	1	0	0	0	1

Table 4-30. Link Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15	LABW	R	Link autonomous bandwidth status. This bit has no function and is read-only 0b.
14	LBWM	R	Link bandwidth management status. This bit has no function and is read-only 0b.
13	DLLLA	R	Data link layer link active. This bit has no function and is read-only 0b.
12	SCC	R	Slot clock configuration. This bit indicates that the bridge uses the same physical reference clock that the platform provides on the connector. If the bridge uses an independent clock irrespective of the presence of a reference on the connector, then this bit must be cleared.
			0 = Independent 125-MHz reference clock is used 1 = Common 100-MHz reference clock is used





Table 4-30. Link Status Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
11	LT	R	Link training. This bit has no function and is read-only 0b.
10	TE	R	Retrain link. This bit has no function and is read-only 0b.
9:4	NLW	R	Negotiated link width. This field is read-only 00 0001b indicating the lane width is x1.
3:0	LS	R	Link speed. This field is read-only 1h indicating the link speed is 2.5 Gb/s.

4.55 Serial-Bus Data Register

The serial-bus data register reads and writes data on the serial-bus interface. Write data is loaded into this register prior to writing the serial-bus slave address register (offset B2h, see Section 4.57) that initiates the bus cycle. When reading data from the serial bus, this register contains the data read after bit 5 (REQBUSY) of the serial-bus control and status register (offset B3h, see Section 4.58) is cleared. This register is reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

PCI register offset: B0h

Register type: Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

4.56 Serial-Bus Word Address Register

The value written to the serial-bus word address register represents the word address of the byte being read from or written to the serial-bus device. The word address is loaded into this register prior to writing the serial-bus slave address register (offset B2h, see Section 4.57) that initiates the bus cycle. This register is reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

PCI register offset: B1h

Register type: Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

4.57 Serial-Bus Slave Address Register

The serial-bus slave address register indicates the slave address of the device being targeted by the serial-bus cycle. This register also indicates if the cycle is a read or a write cycle. Writing to this register initiates the cycle on the serial interface. See Table 4-31 for a complete description of the register contents.

PCI register offset: B2h

Register type: Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

SCPS212B-MAY 2009-REVISED JULY 2009



Table 4-31. Serial-Bus Slave Address Register Descriptions

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:1 ⁽¹⁾	SLAVE_ADDR	RW	Serial-bus slave address. This 7-bit field is the slave address for a serial-bus read or write transaction. The default value for this field is 000 0000b.
0 ⁽¹⁾	RW_CMD	RW	Read/write command. This bit determines if the serial-bus cycle is a read or a write cycle.
			0 = A single byte write is requested (default).1 = A single byte read is requested.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

4.58 Serial-Bus Control and Status Register

The serial-bus control and status register controls the behavior of the serial-bus interface. This register also provides status information about the state of the serial bus. See Table 4-32 for a complete description of the register contents.

PCI register offset: B₃h

Register type: Read-only, Read/Write, Read/Clear

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

Table 4-32. Serial-Bus Control and Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7 ⁽¹⁾	PROT_SEL	RW	Protocol select. This bit selects the serial-bus address mode used.
			0 = Slave address and word address are sent on the serial-bus (default)
			1 = Only the slave address is sent on the serial-bus
6	RSVD	R	Reserved. Returns 0b when read.
5(1)	REQBUSY	RU	Requested serial-bus access busy. This bit is set when a software-initiated serial-bus cycle is in progress.
			0 = No serial-bus cycle
			1 = Serial-bus cycle in progress
4(1)	ROMBUSY	RU	Serial EEPROM access busy. This bit is set when the serial EEPROM circuitry in the bridge is downloading register defaults from a serial EEPROM.
			0 = No EEPROM activity
			1 = EEPROM download in progress
3(1)	SBDETECT	RWU	Serial EEPROM access busy. This bit is set when the serial EEPROM circuitry in the bridge is downloading register defaults from a serial EEPROM.
			Note: A serial EEPROM is only detected once following PERST.
			0 = No EEPROM present, EEPROM load process does not happen. GPIO4//SCL and GPIO3//SDA terminals are configured as GPIO signals.
			1 = EEPROM present, EEPROM load process takes place. GPIO4//SCL and GPIO3//SDA terminals are configured as serial-bus signals.
2(1)	SBTEST	RW	Serial-bus test. This bit is used for internal test purposes. This bit controls the clock source for the serial interface clock.
			0 = Serial-bus clock at normal operating frequency ~ 60 kHz (default)
			1 = Serial-bus clock frequency increased for test purposes ~ 4 MHz
1(1)	SB_ERR	RCU	Serial-bus error. This bit is set when an error occurs during a software-initiated serial-bus cycle.
			0 = No error
			1 = Serial-bus error

These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset. (1)

SCPS212B-MAY 2009-REVISED JULY 2009



NSTRUMENTS

Table 4-32. Serial-Bus Control and Status Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
0(1)	ROM_ERR	RCU	Serial EEPROM load error. This bit is set when an error occurs while downloading registers from serial EEPROM.
			0 = No error
			1 = EEPROM load error

4.59 GPIO Control Register

This register controls the direction of the five GPIO terminals. This register has no effect on the behavior of GPIO terminals that are enabled to perform secondary functions. The secondary functions share GPIO0 (CLKRUN), GPIO1 (PWR_OVRD), GPIO3 (SDA), and GPIO4 (SCL). See Table 4-33 for a complete description of the register contents.

PCI register offset:

Register type: Read-only, Read/Write

Default value: 0000h

	BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-33. GPIO Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:5	RSVD	R	Reserved. Return 000h when read.
4(1)	GPIO4_DIR	RW	GPIO 4 data direction. This bit selects whether GPIO4 is in input or output mode.
			0 = Input (default) 1 = Output
3 ⁽¹⁾	GPIO3_DIR	RW	GPIO 3 data direction. This bit selects whether GPIO3 is in input or output mode.
			0 = Input (default) 1 = Output
2(1)	GPIO2_DIR	RW	GPIO 2 data direction. This bit selects whether GPIO2 is in input or output mode.
			0 = Input (default) 1 = Output
(1)	GPIO1_DIR	RW	GPIO 1 data direction. This bit selects whether GPIO1 is in input or output mode.
			0 = Input (default) 1 = Output
0(1)	GPIO0_DIR	RW	GPIO 0 data direction. This bit selects whether GPIO0 is in input or output mode.
			0 = Input (default) 1 = Output

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

4.60 GPIO Data Register

This register reads the state of the input mode GPIO terminals and changes the state of the output mode GPIO terminals. Writing to a bit that is in input mode or is enabled for a secondary function is ignored. The secondary functions share GPIO0 (CLKRUN), GPIO1 (PWR_OVRD), GPIO3 (SDA), and GPIO4 (SCL). The default value at power up depends on the state of the GPIO terminals as they default to general-purpose inputs. See Table 4-34 for a complete description of the register contents.

PCI register offset: B6h

Register type: Read-only, Read/Write

Default value: 00XXh

XIO2001 PCI Express™ to PCI Bus Translation Bridge

SCPS212B-MAY 2009-REVISED JULY 2009

www.ti.com

NSTRUMENTS

																-
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	х	х	х	х	х

Table 4-34. GPIO Data Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:5	RSVD	R	Reserved. Returns 000h when read.
4 ⁽¹⁾	GPIO4_DATA	RW	GPIO 4 data. This bit reads the state of GPIO4 when in input mode or changes the state of GPIO4 when in output mode.
3 ⁽¹⁾	GPIO3_DATA	RW	GPIO 3 data. This bit reads the state of GPIO3 when in input mode or changes the state of GPIO3 when in output mode.
2 ⁽¹⁾	GPIO2_DATA	RW	GPIO 2 data. This bit reads the state of GPIO2 when in input mode or changes the state of GPIO2 when in output mode.
1(1)	GPIO1_DATA	RW	GPIO 1 data. This bit reads the state of GPIO1 when in input mode or changes the state of GPIO1 when in output mode.
0 ⁽¹⁾	GPIO0_DATA	RW	GPIO 0 data. This bit reads the state of GPIO0 when in input mode or changes the state of GPIO0 when in output mode.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

4.61 TL Control and Diagnostic Register 0

The contents of this register are used for monitoring status and controlling behavior of the bridge. See Table 4-35 for a complete description of the register contents. It is recommended that all values within this register be left at the default value. Improperly programming fields in this register may cause interoperability or other problems.

PCI register offset:

Register type: Read/Write Default value: 0000 0001h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																1
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Table 4-35. Control and Diagnostic Register 0 Description

BIT	FIELD NAME	ACCES S	DESCRIPTION
31:24 ⁽¹⁾	PRI_BUS_NUM	R	This field contains the captured primary bus number.
23:19 ⁽¹⁾	PRI_DEVICE_ NUM	R	This field contains the captured primary device number.
18	ALT_ERROR_REP	RW	Alternate Error Reporting. This bit controls the method that the XIO2001 uses for error reporting.
			0 = Advisory Non-Fatal Error reporting supported (default)1 = Advisory Non-Fatal Error reporting not supported
17:16	RSVD	R	Reserved. Returns 00b when read.
15:14 ⁽¹⁾	RSVD	RW	Reserved. Bits 15:14 default to 00b. If this register is programmed via EEPROM or another mechanism, the value written into this field must be 00b.
13:12	RSVD	R	Reserved. Returns 00b when read.
11:7 ⁽¹⁾	RSVD	RW	Reserved. Bits 11:7 default to 00000b. If this register is programmed via EEPROM or another mechanism, the value written into this field must be 00000b.
6:3	RSVD	R	Reserved. Returns 0h when read.
2 ⁽¹⁾	CFG_ACCESS _MEM_REG	RW	Configuration access to memory-mapped registers. When this bit is set, the bridge allows configuration access to memory-mapped configuration registers.
1 (1)	RSVD	RW	Reserved. Bit 1 defaults to 0b. If this register is programmed via EEPROM or another mechanism, the value written into this field must be 0b.

These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset. (1)





Table 4-35. Control and Diagnostic Register 0 Description (continued)

BIT	FIELD NAME	ACCES S	DESCRIPTION
0 ⁽¹⁾	FORCE_CLKREQ	RW	Force CLKREQ. When this bit is set, the bridge will force the CLKREQ output to always be asserted. The default setting for this bit is 1b.

4.62 Control and Diagnostic Register 1

The contents of this register are used for monitoring status and controlling behavior of the bridge. See Table 4-36 for a complete description of the register contents. It is recommended that all values within this register be left at the default value. Improperly programming fields in this register may cause interoperability or other problems.

PCI register offset: C4h

Register type: Read/Write
Default value: 0012 0108h

			•													
BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0
		1		1	1	1			1	r	1					
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0

Table 4-36. Control and Diagnostic Register 1 Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
32:21	RSVD	R	Reserved. Returns 000h when read.
20:18 ⁽¹⁾	L1_EXIT_LAT_A SYNC	RW	L1 exit latency for asynchronous clock. When bit 6 (CCC) of the link control register (offset 80h, see Section 4.53) is set, the value in this field is mirrored in bits 17:15 (L1_LATENCY) field in the link capabilities register (offset 7Ch, see Section 4.52). This field defaults to 100b.
17:15 ⁽¹⁾	L1_EXIT_LAT_C OMMON	RW	L1 exit latency for common clock. When bit 6 (CCC) of the link control register (offset 80h, see Section 4.53) is clear, the value in this field is mirrored in bits 17:15 (L1_LATENCY) field in the link capabilities register (offset 7Ch, see Section 4.52). This field defaults to 100b.
14:11 ⁽¹⁾	RSVD	RW	Reserved. Bits 14:11 default to 0000b. If this register is programmed via EEPROM or another mechanism, the value written into this field must be 0000b.
10 ⁽¹⁾	SBUS_RESET_M ASK	RW	Secondary bus reset bit mask. When this bit is set, the bridge masks the reset caused by bit 6 (SRST) of the bridge control register (offset 3Eh, see Section 4.29). This bit defaults to 0b.
9:6 ⁽¹⁾	L1ASPM_TIMER	RW	L1ASPM entry timer. This field specifies the value (in 512-ns ticks) of the L1ASPM entry timer. This field defaults to 0100b.
5:2 ⁽¹⁾	L0s_TIMER	RW	L0s entry timer. This field specifies the value (in 62.5-MHz clock ticks) of the L0s entry timer. This field defaults to 0010b.
1:0 ⁽¹⁾	RSVD	RW	Reserved. Bits 1:0 default to 00b. If this register is programmed via EEPROM or another mechanism, then the value written into this field must be 00b.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

4.63 Control and Diagnostic Register 2

The contents of this register are used for monitoring status and controlling behavior of the bridge. See Table 4-37 for a complete description of the register contents. It is recommended that all values within this register be left at the default value. Improperly programming fields in this register may cause interoperability or other problems.

PCI register offset: C8h

Register type: Read/Write
Default value: 3214 2000h

XIO2001 PCI Express™ to PCI Bus Translation Bridge



www.ti.com

NSTRUMENTS

BIT NUMBER 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 RESET STATE 0 0 1 1 0 0 1 0 0 0 0 1 0 0 0 BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																	
	BIT NUMBER	31	30	29	28	27	26	25	24	23	22		20	19	18	17	16
DIT NUMBER 15 14 12 12 11 10 0 8 7 6 5 4 2 2 1 0	RESET STATE	0	0	1	1	0	0	1	0	0	0	0	1	0	1	0	0
	DIT NUMBED	15	1.1	12	12	11	10	0	0	7	6	5	4	2	2	1	_

Table 4-37. Control and Diagnostic Register 2 Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:24 ⁽¹⁾	N_FTS_ ASYNC_CLK	RW	N_FTS for asynchronous clock. When bit 6 (CCC) of the link control register (offset A0h, see Section 4.53) is clear, the value in this field is the number of FTS that are sent on a transition from L0s to L0. This field shall default to 32h.
23:16 ⁽¹⁾	N_FTS_ COMMON_ CLK	RW	N_FTS for common clock. When bit 6 (CCC) of the link control register (offset A0h, see Section 4.53) is set, the value in this field is the number of FTS that are sent on a transition from L0s to L0. This field defaults to 14h.
15:13	PHY_REV	R	PHY revision number
12:8(1)	LINK_NUM	RW	Link number
7 ⁽¹⁾	EN_L2_PWR_	RW	Enable L2 Power Savings
	SAVE		0= Power savings not enabled when in L2 1= Power savings enabled when in L2.
6	RSVD	R	Reserved. Returns 0b when read.
5 ⁽¹⁾	BAR0_EN	RW	BAR 0 Enable.
			0 = BAR at offset 10h is disabled (default) 1 = BAR at offset 10h is enabled
4:0 ⁽¹⁾	RSVD	RW	Reserved. Bits 4:0 default to 00000b. If this register is programmed via EEPROM or another mechanism, then the value written into this field must be 00000b.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

4.64 Subsystem Access Register

The contents of this read/write register are aliased to the subsystem vendor ID and subsystem ID registers at PCI offsets 84h and 86h. See Table 4-38 for a complete description of the register contents.

PCI register offset: D0h

Register type: Read/Write

Default value: 0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-38. Subsystem Access Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:16 ⁽¹⁾	SubsystemID	RW	Subsystem ID. The value written to this field is aliased to the subsystem ID register at PCI offset 46h (see Section 4.33).
15:0 ⁽¹⁾	SubsystemVendorID	RW	Subsystem vendor ID. The value written to this field is aliased to the subsystem vendor ID register at PCI offset 44h (see Section 4.32).

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





4.65 General Control Register

This read/write register controls various functions of the bridge. See Table 4-39 for a complete description of the register contents.

PCI register offset: D4h

Register type: Read-only, Read/Write

Default value: 8600 025Fh

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	1	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
	1						1					1		1		
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	Λ	Λ	Λ	Λ	Λ	Λ	-1	Λ	Λ	4	Λ	1	1	1	1	1

Table 4-39. General Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:30 ⁽¹⁾	CFG_RETRY_CN TR	RW	Configuration retry counter. Configures the amount of time that a configuration request must be retried on the secondary PCI bus before it may be completed with configuration retry status on the PCI Express side.
			$00 = 25 \mu\text{s}$ 01 = 1 ms 10 = 25 ms (default) 11 = 50 ms
29:28 ⁽¹⁾	ASPM_CTRL_DE F_OVRD	RW	Active State Power Management Control Default Override. These bits are used to determine the power up default for bits 1:0 of the Link Control Register in the PCI Express Capability Structure.
			00 = Power on default indicates that the active state power management is disable (00b) 01 = (default) 10 = Power on default indicates that the active state power management is enabled for L0s 11 = (01b) Power on default indicates that the active state power management is enabled for L1s (10b) Power on default indicates that the active state power management is enabled for L0s and L1s (11b)
27(1)	LOW_POWER_E	RW	Low-power enable. When this bit is set, the half-amplitude, no pre-emphasis mode for the PCI Express TX drivers is enabled. The default for this bit is 0b.
26(1)	PCI_PM_VERSIO N_CTRL	RW	PCI power management version control. This bit controls the value reported in bits 2:0 (PM_VERSION) in the power management capabilities register (offset 4Ah, see Section 4.36). It also controls the value of bit 3 (NO_SOFT_RESET) in the power management control/status register (offset 4Ch, see Section 4.37).
			0 = Version fields reports 010b and NO_SOFT_RESET reports 0b for Power Management 1.1 compliance
			1 = Version fields reports 011b and NO_SOFT_RESET reports 1b for Power Management 1.2 compliance (default)
25(1)	RSVD	RW	Reserved. Bit 25 defaults to 0b. If this register is programmed via EEPROM or another mechanism, then the value written into this field must be 0b.
24	RSVD	R	Reserved. Returns 0b when read.
23(1)	CPM_EN_DEF_O VRD	RW	Clock power management enable default override. This bit determines the power-up default for bits 1:0 (CPM_EN) of the link control register (offset 80h, see Section 4.53) in the PCI Express Capability structure.
			0 = Power-on default indicates that clock power management is disabled (00b) (default)
			1 = Power-on default indicates that clock power management is enabled for L0s and L1 (11b)

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





Table 4-39. General Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
22:20(1)	POWER_OVRD	RW	Power override. This bit field determines how the bridge responds when the slot power limit is less than the amount of power required by the bridge and the devices behind the bridge.
			000 = Ignore slot power limit (default).
			001 = Assert the PWR_OVRD terminal.
			010 = Disable secondary clocks selected by the clock mask register.
			011 = Disable secondary clocks selected by the clock mask register and assert the PWR_OVRD terminal.
			100 = Respond with unsupported request to all transactions except for configuration transactions (type 0 or type 1) and set slot power limit messages.
			101,110, Reserved 111 =
19(1)	READ_PREFETC H_DIS	RW	Read Prefetch Disable. This bit is used to control the pre-fetch functionality on PCI memory read transactions.
			0 = Memory read, memory read line, and memory read multiple will be treated as prefetchable reads (default)
			1 = Memory read line, and memory read multiple will be treated as pre-fetchable reads. Memory read will not be prefetchable. No auto-prefetch reads will be made for these requests.
18:16 ⁽¹⁾	L0s_LATENCY	RW	L0s maximum exit latency. This field programs the maximum acceptable latency when exiting the L0s state. This sets bits 8:6 (EP_L0S_LAT) in the device capabilities register (offset 74h, see Section 4.49).
			000 = Less than 64 ns (default) 001 = 64 ns up to less than 128 ns 010 = 128 ns up to less than 256 ns 011 = 256 ns up to less than 512 ns 100 = 512 ns up to less than 1 μs 101 = 1 μs up to less than 2 μs 110 = 2 μs to 4 μs 111 = More than 4 μs
15:13 ⁽¹⁾	L1_LATENCY	RW	L1 maximum exit latency. This field programs the maximum acceptable latency when exiting the L1 state. This sets bits 11:9 (EP_L1_LAT) in the device capabilities register (offset 74h, see Section 4.49).
			000 = Less than 1 μs (default) $001 = 1 μs up to less than 2 μs$ $010 = 2 μs up to less than 4 μs$ $011 = 4 μs up to less than 8 μs$ $100 = 8 μs up to less than 16 μs$ $101 = 6 μs up to less than 32 μs$ $110 = 32 μs to 64 μs$ $111 = More than 64 μs$
12(1)	VC_CAP_EN	R	VC Capability Structure Enable. This bit is hardwired to 0b indicating that the VC Capability structure is permanently disabled.
11 ⁽²⁾	BPCC_E	RW	Bus power clock control enable. This bit controls whether the secondary bus PCI clocks are stopped when the XIO2001 is placed in the D3 state. It is assumed that if the secondary bus clocks are required to be active, that a reference clock continues to be provided on the PCI Express interface.
			0 = Secondary bus clocks are not stopped in D3 (default)
			1 = Secondary bus clocks are stopped on D3
10 ⁽²⁾	BEACON_ENABL E	RW	Beacon enable. This bit controls the mechanism for waking up the physical PCI Express link when in L2.
			0 = WAKE mechanism is used exclusively. Beacon is not used (default)
			1 = Beacon and WAKE mechanisms are used

⁽²⁾ These bits are sticky and must retain their value when the bridge is powered by V_{AUX} .





Table 4-39. General Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
9:8 ⁽¹⁾	MIN_POWER_S CALE	RW	Minimum power scale. This value is programmed to indicate the scale of bits 7:0 (MIN_POWER_VALUE).
			00 = 1.0x 01 = 0.1x 10 = 0.01x (default) 11 = 0.001x
7:0 ⁽¹⁾	MIN_POWER_VA LUE	RW	Minimum power value. This value is programmed to indicate the minimum power requirements. This value is multiplied by the minimum power scale field (bits 9:8) to determine the minimum power requirements for the bridge. The default is 5Fh, indicating that the bridge requires 0.95 W of power. This field can be reprogrammed through an EEPROM or the system BIOS.

4.66 Clock Control Register

This register enables and disables the PCI clock outputs (CLKOUT). See Table 4-40 for a complete description of the register contents.

PCI register offset: D8h

Register type: Read-only, Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

Table 4-40. Clock Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7 ⁽¹⁾	RSVD	R	Reserved. Returns 0b when read.
6(1)			Clock output 6 disable. This bit disables secondary CLKOUT6.
	CLOCK6_DISABLE	RW	0 = Clock enabled (default)
			1 = Clock disabled
5 ⁽¹⁾			Clock output 5 disable. This bit disables secondary CLKOUT5.
	CLOCK5_DISABLE	RW	0 = Clock enabled (default)
			1 = Clock disabled
4 ⁽¹⁾			Clock output 4 disable. This bit disables secondary CLKOUT4.
	CLOCK4_DISABLE	RW	0 = Clock enabled (default)
			1 = Clock disabled
3 ⁽¹⁾			Clock output 3 disable. This bit disables secondary CLKOUT3.
	CLOCK3_DISABLE	RW	0 = Clock enabled (default)
			1 = Clock disabled
2 ⁽¹⁾			Clock output 2 disable. This bit disables secondary CLKOUT2.
	CLOCK2_DISABLE	RW	0 = Clock enabled (default)
			1 = Clock disabled
1 ⁽¹⁾			Clock output 1 disable. This bit disables secondary CLKOUT1.
	CLOCK1_DISABLE	RW	0 = Clock enabled (default)
			1 = Clock disabled
0(1)			Clock output 0 disable. This bit disables secondary CLKOUT0.
	CLOCK0_DISABLE	RW	0 = Clock enabled (default)
			1 = Clock disabled

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





4.67 **Clock Mask Register**

This register selects which PCI bus clocks are disabled when bits 22:20 (POWER_OVRD) in the general control register (offset D4h, see Section 4.65) are set to 010h or 011h. This register has no effect on the clock outputs if the POWER_OVRD bits are not set to 010h or 011h or if the slot power limit is greater than the power required. See Table 4-41 for a complete description of the register contents.

PCI register offset: D9h

Register type: Read-only, Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

Table 4-41. Clock Mask Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION						
7	RSVD	R	Reserved. Returns 0b when read.						
6∞			Clock output 6 mask. This bit disables CLKOUT6 when the POWER_OVRD bits are set to 010b or 011b and the slot power limit is exceeded.						
	CLOCK6_MASK	RW	0 = Clock enabled (default)						
			1 = Clock disabled						
5 ⁽¹⁾			Clock output 5 mask. This bit disables CLKOUT5 when the POWER_OVRD bits are set to 010b or 011b and the slot power limit is exceeded.						
	CLOCK5_MASK	RW	0 = Clock enabled (default)						
			= Clock disabled						
4 ⁽¹⁾			Clock output 4 mask. This bit disables CLKOUT4 when the POWER_OVRD bits are set to 010b or 011b and the slot power limit is exceeded.						
	CLOCK4_MASK	RW	0 = Clock enabled (default)						
			1 = Clock disabled						
3 ⁽¹⁾			Clock output 3 mask. This bit disables CLKOUT3 when the POWER_OVRD bits are set to 010b or 011b and the slot power limit is exceeded.						
	CLOCK3_MASK	RW	0 = Clock enabled (default)						
			1 = Clock disabled						
2 ⁽¹⁾			Clock output 2 mask. This bit disables CLKOUT2 when the POWER_OVRD bits are set to 010b or 011b and the slot power limit is exceeded.						
	CLOCK2_MASK	RW	0 = Clock enabled (default)						
			1 = Clock disabled						
1 (1)			Clock output 1 mask. This bit disables CLKOUT1 when the POWER_OVRD bits are set to 010b or 011b and the slot power limit is exceeded.						
	CLOCK1_MASK	RW	0 = Clock enabled (default)						
			1 = Clock disabled						
0(1)			Clock output 0 mask. This bit disables CLKOUT0 when the POWER_OVRD bits are set to 010b or 011b and the slot power limit is exceeded.						
	CLOCK0_MASK	RW	0 = Clock enabled (default)						
			1 = Clock disabled						

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





4.68 Clock Run Status Register

The clock run status register indicates the state of the PCI clock-run features in the bridge. See Table 4-42 for a complete description of the register contents.

PCI register offset: DAh

Register type: Read-only

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

Table 4-42. Clock Run Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION				
7:1	RSVD	R	Reserved. Returns 000 0000b when read.				
0 10	SEC_CLK_STATUS	RU	Secondary clock status. This bit indicates the status of the PCI bus secondary clock outputs. 0 = Secondary clock running 1 = Secondary clock stopped				

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





4.69 Arbiter Control Register

The arbiter control register controls the bridge internal arbiter. The arbitration scheme used is a two-tier rotational arbitration. The bridge is the only secondary bus master that defaults to the higher priority arbitration tier. See Table 4-43 for a complete description of the register contents.

PCI register offset: DCh

Register type: Read/Write

Default value: 40h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	1	0	0	0	0	0	0

Table 4-43. Clock Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7 ⁽¹⁾	PARK	RW	Bus parking mode. This bit determines where the internal arbiter parks the secondary bus. When this bit is set, the arbiter parks the secondary bus on the bridge. When this bit is cleared, the arbiter parks the bus on the last device mastering the secondary bus.
			0 = Park the secondary bus on the last secondary bus master (default)
			1 = Park the secondary bus on the bridge
6(1)			Bridge tier select. This bit determines in which tier the bridge is placed in the arbitration scheme.
	BRIDGE_TIER_SEL	RW	0 = Lowest priority tier
			1 = Highest priority tier (default)
5 ⁽¹⁾	TIER_SEL5	RW	$\overline{\text{GNT5}}$ tier select. This bit determines in which tier $\overline{\text{GNT5}}$ is placed in the arbitration scheme.
	TIEK_SELS	KVV	0 = Lowest priority tier (default)
			1 = Highest priority tier
4 ⁽¹⁾	TIED OF A	DW	$\overline{\text{GNT4}}$ tier select. This bit determines in which tier $\overline{\text{GNT4}}$ is placed in the arbitration scheme.
		RW	0 = Lowest priority tier (default)
			1 = Highest priority tier
3 ⁽¹⁾	TIED CELO	RW	$\overline{\text{GNT3}}$ tier select. This bit determines in which tier $\overline{\text{GNT3}}$ is placed in the arbitration scheme.
	TIER_SEL3	KVV	0 = Lowest priority tier (default)
			1 = Highest priority tier
2 ⁽¹⁾	TIED OF O	DW	GNT2 tier select. This bit determines in which tier GNT2 is placed in the arbitration scheme.
	TIER_SEL2	RW	0 = Lowest priority tier (default)
			1 = Highest priority tier
1 (1)	TIED SEL1	DW	GNT1 tier select. This bit determines in which tier GNT1 is placed in the arbitration scheme.
	TIER_SEL1	.1 RW	0 = Lowest priority tier (default)
			1 = Highest priority tier
O ⁽¹⁾		RW	$\overline{\text{GNT0}}$ tier select. This bit determines in which tier $\overline{\text{GNT0}}$ is placed in the arbitration scheme.
	TIER_SEL0	LVV	0 = Lowest priority tier (default)
			1 = Highest priority tier

These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset. (1)





4.70 Arbiter Request Mask Register

The arbiter request mask register enables and disables support for requests from specific masters on the secondary bus. The arbiter request mask register also controls if a request input is automatically masked on an arbiter time-out. See Table 4-44 for a complete description of the register contents.

PCI register offset: DDh

Register type: Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

Table 4-44. Arbiter Request Mask Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7 ⁽¹⁾	ARB_TIMEOUT	RW	Arbiter time-out. This bit enables the arbiter time-out feature. The arbiter time-out is defined as the number of PCI clocks after the PCI bus has gone idle for a device to assert FRAME before the arbiter assumes the device will not respond.
			0 = Arbiter time disabled (default) 1 = Arbiter time-out set to 16 PCI clocks
6 ⁽¹⁾	AUTO_MASK	RW	Automatic request mask. This bit enables automatic request masking when an arbiter time-out occurs.
			0 = Automatic request masking disabled (default) 1 = Automatic request masking enabled
5(1)	REQ5_MASK	RW	Request 5 (REQ5) Mask. Setting this bit forces the internal arbiter to ignore requests signal on request input 0.
			0 = Use request 5 (default)
			1 = Ignore request 5
4 ⁽¹⁾	REQ4_MASK	RW	Request 4 (REQ4) Mask. Setting this bit forces the internal arbiter to ignore requests signal on request input 0.
			0 = Use request 4 (default)
			1 = Ignore request 4
3(1)	REQ3_MASK	RW	Request 3 (REQ3) Mask. Setting this bit forces the internal arbiter to ignore requests signal on request input 0.
			0 = Use request 3 (default)
			1 = Ignore request 3
2(1)	REQ2_MASK	RW	Request 2 (REQ2) Mask. Setting this bit forces the internal arbiter to ignore requests signal on request input 0.
			0 = Use request 2 (default)
			1 = Ignore request 2
1(1)	REQ1_MASK	RW	Request 1 (REQ1) Mask. Setting this bit forces the internal arbiter to ignore requests signal on request input 0.
			0 = Use request 2 (default)
			1 = Ignore request 2
0(1)	REQ0_MASK	RW	Request 0 (REQ0) Mask. Setting this bit forces the internal arbiter to ignore requests signal on request input 0.
			0 = Use request 0 (default) 1 = Ignore request 0

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





4.71 Arbiter Time-Out Status Register

SCPS212B-MAY 2009-REVISED JULY 2009

The arbiter time-out status register contains the status of each reguest (request 5-0) time-out. The time-out status bit for the respective request is set if the device did not assert FRAME after the arbiter time-out value. See Table 4-45 for a complete description of the register contents.

PCI register offset: DEh

Register type: Read/Clear

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

Table 4-45. Arbiter Time-Out Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:6	RSVD	R	Reserved. Returns 00b when read.
5	REQ5_TO	RCU	Request 5 Time Out Status
			0 = No time-out 1 = Time-out has occurred
4	REQ4_TO	RCU	Request 4 Time Out Status
			0 = No time-out 1 = Time-out has occurred
3	REQ3_TO	RCU	Request 3 Time Out Status
			0 = No time-out 1 = Time-out has occurred
2	REQ2_TO	RCU	Request 2 Time Out Status
			0 = No time-out 1 = Time-out has occurred
1	REQ1_TO	RCU	Request 1Time Out Status
			0 = No time-out 1 = Time-out has occurred
0	REQ0_TO	RCU	Request 0 Time Out Status
			0 = No time-out 1 = Time-out has occurred

4.72 Serial IRQ Mode Control Register

This register controls the behavior of the serial IRQ controller. See Table 4-46 for a complete description of the register contents.

PCI register offset: E0h

Register type: Read-only, Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0





Table 4-46. Serial IRQ Mode Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:4	RSVD	R	Reserved. Returns 0h when read.
3:2 ⁽¹⁾	START_WIDTH	RW	Start frame pulse width. Sets the width of the start frame for a SERIRQ stream. 00 = 4 clocks (default) 01 = 6 clocks 10 = 8 clocks 11 = Reserved
1 (1)	POLLMODE	RW	Poll mode. This bit selects between continuous and quiet mode. 0 = Continuous mode (default) 1 = Quiet mode
0 ⁽¹⁾	DRIVEMODE	RW	RW Drive mode. This bit selects the behavior of the serial IRQ controller during the recovery cycle. 0 = Drive high (default) 1 = 3-state

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

4.73 Serial IRQ Edge Control Register

This register controls the edge mode or level mode for each IRQ in the serial IRQ stream. See Table 4-47 for a complete description of the register contents.

PCI register offset: E2h

Register type: Read/Write

Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-47. Serial IRQ Edge Control Register Description


BIT	FIELD NAME	ACCESS	DESCRIPTION
15 ⁽¹⁾	IRQ15_MODE	RW	IRQ 15 edge mode 0 = Edge mode (default) 1 = Level mode
14 ⁽¹⁾	IRQ14_MODE	RW	IRQ 14 edge mode 0 = Edge mode (default) 1 = Level mode
13 ⁽¹⁾	IRQ13_MODE	RW	IRQ 13 edge mode 0 = Edge mode (default) 1 = Level mode
12 ⁽¹⁾	IRQ12_MODE	RW	IRQ 12 edge mode 0 = Edge mode (default) 1 = Level mode

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



Table 4-47. Serial IRQ Edge Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
11 ⁽¹⁾	IRQ11_MODE	RW	IRQ 11 edge mode 0 = Edge mode (default) 1 = Level mode
10 ⁽¹⁾	IRQ10_MODE	RW	IRQ 10 edge mode 0 = Edge mode (default) 1 = Level mode
g ⁽¹⁾	IRQ9_MODE	RW	IRQ 9 edge mode 0 = Edge mode (default) 1 = Level mode
8 ⁽¹⁾	IRQ8_MODE	RW	IRQ 8 edge mode 0 = Edge mode (default) 1 = Level mode
7 ⁽¹⁾	IRQ7_MODE	RW	IRQ 7 edge mode 0 = Edge mode (default) 1 = Level mode
6 ⁽¹⁾	IRQ6_MODE	RW	IRQ 6 edge mode 0 = Edge mode (default) 1 = Level mode
5 ⁽¹⁾	IRQ5_MODE	RW	IRQ 5 edge mode 0 = Edge mode (default) 1 = Level mode
4 ⁽¹⁾	IRQ4_MODE	RW	IRQ 4 edge mode 0 = Edge mode (default) 1 = Level mode
3 ⁽¹⁾	IRQ3_MODE	RW	IRQ 3 edge mode 0 = Edge mode (default) 1 = Level mode
2 ⁽¹⁾	IRQ2_MODE	RW	IRQ 2 edge mode 0 = Edge mode (default) 1 = Level mode
1 ⁽¹⁾	IRQ1_MODE	RW	IRQ 1 edge mode 0 = Edge mode (default) 1 = Level mode
0 ⁽¹⁾	IRQ0_MODE	RW	IRQ 0 edge mode 0 = Edge mode (default) 1 = Level mode



www.ti.com

4.74 Serial IRQ Status Register

This register indicates when a level mode IRQ is signaled on the serial IRQ stream. After a level mode IRQ is signaled, a write-back of 1b to the asserted IRQ status bit re-arms the interrupt. IRQ interrupts that are defined as edge mode in the serial IRQ edge control register are not reported in this status register. See Table 4-48 for a complete description of the register contents.

PCI register offset: E4h

Register type: Read/Clear

Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-48. Serial IRQ Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15 ⁽¹⁾	IRQ15	RCU	IRQ 15 asserted. This bit indicates that the IRQ15 has been asserted. 0 = Deasserted 1 = Asserted
14 ⁽¹⁾	IRQ14	RCU	IRQ 14 asserted. This bit indicates that the IRQ14 has been asserted. 0 = Deasserted 1 = Asserted
13 ⁽¹⁾	IRQ13	RCU	IRQ 13 asserted. This bit indicates that the IRQ13 has been asserted. 0 = Deasserted 1 = Asserted
12 ⁽¹⁾	IRQ12	RCU	IRQ 12 asserted. This bit indicates that the IRQ12 has been asserted. 0 = Deasserted 1 = Asserted
11 ⁽¹⁾	IRQ11	RCU	IRQ 11 asserted. This bit indicates that the IRQ11 has been asserted. 0 = Deasserted 1 = Asserted
10 ⁽¹⁾	IRQ10	RCU	IRQ 10 asserted. This bit indicates that the IRQ10 has been asserted. 0 = Deasserted 1 = Asserted
9 ⁽¹⁾	IRQ9	RCU	IRQ 9 asserted. This bit indicates that the IRQ9 has been asserted. 0 = Deasserted 1 = Asserted
8 ⁽¹⁾	IRQ8	RCU	IRQ 8 asserted. This bit indicates that the IRQ8 has been asserted. 0 = Deasserted 1 = Asserted
7 ⁽¹⁾	IRQ7	RCU	IRQ 7 asserted. This bit indicates that the IRQ7 has been asserted. 0 = Deasserted 1 = Asserted

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



Table 4-48. Serial IRQ Status Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
6 ⁽¹⁾	IRQ6	RCU	IRQ 6 asserted. This bit indicates that the IRQ6 has been asserted. 0 = Deasserted 1 = Asserted
5 ⁽¹⁾	IRQ5	RCU	IRQ 5 asserted. This bit indicates that the IRQ5 has been asserted. 0 = Deasserted 1 = Asserted
4 ⁽¹⁾	IRQ4	RCU	IRQ 4 asserted. This bit indicates that the IRQ4 has been asserted. 0 = Deasserted 1 = Asserted
3 ⁽¹⁾	IRQ3	RCU	IRQ 3 asserted. This bit indicates that the IRQ3 has been asserted. 0 = Deasserted 1 = Asserted
2 ⁽¹⁾	IRQ2	RCU	IRQ 2 asserted. This bit indicates that the IRQ2 has been asserted. 0 = Deasserted 1 = Asserted
1 ⁽¹⁾	IRQ1	RCU	IRQ 1 asserted. This bit indicates that the IRQ1 has been asserted. 0 = Deasserted 1 = Asserted
0 ⁽¹⁾	IRQ0	RCU	IRQ 0 asserted. This bit indicates that the IRQ0 has been asserted. 0 = Deasserted 1 = Asserted

4.75 Pre-Fetch Agent Request Limits Register

This register is used to set the Pre-Fetch Agent's limits on retrieving data using upstream reads. See Table 4-49 for a complete description of the register contents.

PCI register offset: E8h

Register type: Read/Clear

Default value: 0443h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	1

Table 4-49. Pre-Fetch Agent Request Limits Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:12	RSVD	R	Reserved. Returns 0h when read.
(1)) PFA_REQ_		Request count limit. Determines the number of Pre-Fetch reads that takes place in each burst.
11:8 ⁽¹⁾	CNT_LIMIT	RW	4'h0 = Auto-prefetch agent is disabled.
			4'h1 = Thread is limited to one buffer. No auto-prefetch reads will be generated.
			4'h2:F = Thread will be limited to initial read and (PFA_REQ_CNT_LIMIT – 1)

These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset. (1)





Table 4-49. Pre-Fetch Agent Request Limits Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
			Completion cache mode. Determines the rules for completing the caching process. 00 = No caching. • Pre-fetching is disabled. • All remaining read completion data will be discarded after any of the data has been returned to the PCI master.
7:6	PFA_CPL_CACHE_ MODE	RW	 01 = Light caching. Pre-fetching is enabled. All remaining read completion data will be discarded after data has been returned to the PCI master and the PCI master terminated the transfer.
			 All remaining read completion data will be cached after data has been returned to the PCI master and the bridge has terminated the transfer with RETRY. 10 = Full caching. Pre-fetching is enabled. All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. All remaining read completion data will be cached after data has been returned to the PCI master and the bridge has terminated the transfer with RETRY. 11 = Reserved.
5:4	RSVD	R	Reserved. Returns 00b when read.
3:0	PFA_REQ_LENGT H_LIMIT	RW	Request Length Limit. Determines the number of bytes in the thread that the pre-fetch agent will read for that thread. 0000 = 64 bytes 0001 = 128 bytes 0010 = 256 bytes 0011 = 512 bytes 0100 = 1 Kbytes 0101 = 2 Kbytes 0110 = 4 Kbytes 0111 = 8 Kbytes 1000:1111 = Reserved

4.76 Cache Timer Transfer Limit Register

This register is used to set the number of PCI cycle starts that have to occur without a read hit on the completion data buffer, before the cache data can be discarded. See Table 4-50 for a complete description of the register contents.

PCI register offset: EAh

Register type: Read/Clear

Default value: 0008h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Table 4-50. Cache Timer Transfer Limit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:8	RSVD	R	Reserved. Returns 00h when read.
7:0 ⁽¹⁾	CACHE_TMR_XFR _LIMIT	RW	Number of PCI cycle starts that have to occur without a read hit on the completion data buffer, before the cache data can be discarded.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





4.77 Cache Timer Lower Limit Register

SCPS212B-MAY 2009-REVISED JULY 2009

Minimum number of clock cycles that must have passed without a read hit on the completion data buffer before the "cache miss limit" check can be triggered. See Table 4-51 for a complete description of the register contents.

PCI register offset: **ECh**

Register type: Read/Clear

Default value: 007Fh

ſ	BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RESET STATE	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1

Table 4-51. Cache Timer Lower Limit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:12	RSVD	R	Reserved. Returns 0h when read.
11:0 ⁽¹⁾	CACHE_TIMER _LOWER_LIMIT	RW	Minimum number of clock cycles that must have passed without a read hit on the completion data buffer before the "cache miss limit" check can be triggered.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

4.78 Cache Timer Upper Limit Register

Discard cached data after this number of clock cycles have passed without a read hit on the completion data buffer. See Table 4-52 for a complete description of the register contents.

PCI register offset: **EEh**

Register type: Read/Clear

Default value: 01C0h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 4-52. Cache Timer Upper Limit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:12	RSVD	R	Reserved. Returns 0h when read.
11:0 ⁽¹⁾	CACHE_TIMER _UPPER_LIMIT	RW	Discard cached data after this number of clock cycles have passed without a read hit on the completion data buffer.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



5 PCI Express Extended Configuration Space

The programming model of the PCI Express extended configuration space is compliant to the *PCI Express Base Specification* and the *PCI Express to PCI/PCI-X Bridge Specification* programming models. The PCI Express extended configuration map uses the PCI Express advanced error reporting capability.

All bits marked with a I are sticky bits and are reset by a global reset (\$\overline{GRST}\$) or the internally-generated power-on reset. All bits marked with a I are reset by a PCI Express reset (\$\overline{PERST}\$), a \$\overline{GRST}\$, or the internally-generated power-on reset. The remaining register bits are reset by a PCI Express hot reset, \$\overline{PERST}\$, \$\overline{GRST}\$, or the internally-generated power-on reset.

Table 5-1. PCI Express Extended Configuration Register Map

REGIST	TER NAME	OFFSET
Next capability offset / capability version	PCI Express advanced error reporting capabilities ID	100h
Uncorrectable er	ror status register ⁽¹⁾	104h
Uncorrectable et	rror mask register ⁽¹⁾	108h
Uncorrectable err	or severity register ⁽¹⁾	10Ch
Correctable erro	or status register ⁽¹⁾	110h
Correctable	e error mask ⁽¹⁾	114h
Advanced error cap	pabilities and control ⁽¹⁾	118h
Header Id	og register ⁽¹⁾	11Ch
Header Id	og register ⁽¹⁾	120h
Header Id	og register ⁽¹⁾	124h
Header Id	og register ⁽¹⁾	128h
Secondary uncorre	ectable error status ⁽¹⁾	12Ch
Secondary uncorr	rectable error mask ⁽¹⁾	130h
Secondary uncorrectab	ole error severity register ⁽¹⁾	134h
Secondary error capabi	lities and control register ⁽¹⁾	138h
Secondary hea	ader log register ⁽¹⁾	13Ch
Secondary hea	ader log register ⁽¹⁾	140h
Secondary hea	ader log register ⁽¹⁾	144h
Secondary hea	ader log register ⁽¹⁾	148h
Res	served	14Ch-FFCh

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

5.1 Advanced Error Reporting Capability ID Register

This read-only register identifies the linked list item as the register for PCI Express advanced error reporting capabilities. The register returns 0001h when read.

PCI Express extended register offset: 100h

Register type: Read-only

Default value: 0001h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

SCPS212B-MAY 2009-REVISED JULY 2009



5.2 **Next Capability Offset/Capability Version Register**

This read-only register identifies the next location in the PCI Express extended capabilities link list. The upper 12 bits in this register shall be 000h, indicating that the Advanced Error Reporting Capability is the last capability in the linked list. The least significant four bits identify the revision of the current capability block as 1h.

PCI Express extended register offset: 102h

Register type: Read-only

Default value: 0001h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

5.3 **Uncorrectable Error Status Register**

The uncorrectable error status register reports the status of individual errors as they occur on the primary PCI Express interface. Software may only clear these bits by writing a 1b to the desired location. See Table 5-2 for a complete description of the register contents.

PCI Express extended register offset: 104h

Register type: Read-only, Read/Clear

Default value: 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	a	8	7	6	5	4	2	2	1	0
	-	17	-	12		-	-	-	-	-	-	-	-			-
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 5-2. Uncorrectable Error Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:22	RSVD	R	Reserved. Returns 000 0000 0000b when read.
21	ACS_VIOLATION	R	ACS Violation. Not supported, the bit returns 0b when read.
20 ⁽¹⁾	UR_ERROR	RCU	Unsupported request error. This bit is asserted when an unsupported request is received.
19 ⁽¹⁾	ECRC_ERROR	RCU	Extended CRC error. This bit is asserted when an extended CRC error is detected.
18 ⁽¹⁾	MAL_TLP	RCU	Malformed TLP. This bit is asserted when a malformed TLP is detected.
17 ⁽¹⁾	RX_OVERFLOW	RCU	Receiver overflow. This bit is asserted when the flow control logic detects that the transmitting device has illegally exceeded the number of credits that were issued.
16 ⁽¹⁾	UNXP_CPL	RCU	Unexpected completion. This bit is asserted when a completion packet is received that does not correspond to an issued request.
15 ⁽¹⁾	CPL_ABORT	RCU	Completer abort. This bit is asserted when the bridge signals a completer abort.
14 ⁽¹⁾	CPL_TIMEOUT	RCU	Completion time-out. This bit is asserted when no completion has been received for an issued request before the time-out period.
13 ⁽¹⁾	FC_ERROR	RCU	Flow control error. This bit is asserted when a flow control protocol error is detected either during initialization or during normal operation.
12 ⁽¹⁾	PSN_TLP	RCU	Poisoned TLP. This bit is asserted when a poisoned TLP is received.
11:6	RSVD	R	Reserved. Returns 00 0000b when read.
5	SD_ERROR	R	Surprise down error. Not supported, this bit returns 0b when read.
4(1)	DLL_ERROR	RCU	Data link protocol error. This bit is asserted if a data link layer protocol error is detected.
3:0	RSVD	R	Reserved. Returns 0h when read.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





5.4 Uncorrectable Error Mask Register

The uncorrectable error mask register controls the reporting of individual errors as they occur. When a mask bit is set to 1b, the corresponding error status bit is not set, PCI Express error messages are blocked, the header log is not loaded, and the first error pointer is not updated. See Table 5-3 for a complete description of the register contents.

PCI Express extended register offset: 108h

Register type: Read-only, Read/Write

Default value: 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Table 5-3. Uncorrectable Error Mask Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:22	RSVD	R	Reserved. Returns 000 0000 0000b when read.
21	ACS_VIOLATION_MASK	RW	ACS Violation mask. Not supported, this bit returns 0b when read.
20 ⁽¹⁾	UR_ERROR_MASK	RW	Unsupported request error mask
			0 = Error condition is unmasked (default) 1 = Error condition is masked
19(1)	ECRC_ERROR_MASK	RW	Extended CRC error mask
			0 = Error condition is unmasked (default) 1 = Error condition is masked
18(1)	MAL_TLP_MASK	RW	Malformed TLP mask
			0 = Error condition is unmasked (default) 1 = Error condition is masked
17(1)	RX_OVERFLOW_MASK	RW	Receiver overflow mask
			0 = Error condition is unmasked (default) 1 = Error condition is masked
16(1)	UNXP_CPL_MASK	RW	Unexpected completion mask
			0 = Error condition is unmasked (default) 1 = Error condition is masked
15(1)	CPL_ABORT_MASK	RW	Completer abort mask
			0 = Error condition is unmasked (default) 1 = Error condition is masked
14(1)	CPL_TIMEOUT_MASK	RW	Completion time-out mask
			0 = Error condition is unmasked (default) 1 = Error condition is masked
13(1)	FC_ERROR_MASK	RW	Flow control error mask
			0 = Error condition is unmasked (default) 1 = Error condition is masked
12(1)	PSN_TLP_MASK	RW	Poisoned TLP mask
			0 = Error condition is unmasked (default) 1 = Error condition is masked
11:6	RSVD	R	Reserved. Returns 000 0000b when read.
5	SD_ERROR_MASK	R	SD error mask. Not supported, returns 0b when read.
4(1)	DLL_ERROR_MASK	RW	Data link protocol error mask
			0 = Error condition is unmasked (default) 1 = Error condition is masked
3:0	RSVD	R	Reserved. Returns 0h when read.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



5.5 Uncorrectable Error Severity Register

The uncorrectable error severity register controls the reporting of individual errors as ERR_FATAL or ERR_NONFATAL. When a bit is set, the corresponding error condition is identified as fatal. When a bit is cleared, the corresponding error condition is identified as nonfatal. See Table 5-4 for a complete description of the register contents.

PCI Express extended register offset: 10Ch

Register type: Read-only, Read/Write

Default value: 0006 2031h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	1	0	0	0	0	0	0	0	1	1	0	0	0	1

Table 5-4. Uncorrectable Error Severity Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:22	RSVD	R	Reserved. Returns 000 0000 0000b when read.
21	ACS_VIOLATION_SEV R	R	ACS violation severity. Not supported, returns 0b when read.
20 ⁽¹⁾	UR_ERROR_SEVRO	RW	Unsupported request error severity
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL
19(1)	ECRC_ERROR_SEVRR	RW	Extended CRC error severity
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL
18(1)	MAL_TLP_SEVR	RW	Malformed TLP severity
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL
17(1)	RX_OVERFLOW_SEVR	RW	Receiver overflow severity
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL
16(1)	UNXP_CPL_SEVRP	RW	Unexpected completion severity
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL
15(1)	CPL_ABORT_SEVR	RW	Completer abort severity
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL
14(1)	CPL_TIMEOUT_SEVR	RW	Completion time-out severity
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL
13(1)	FC_ERROR_SEVR	RW	Flow control error severity
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL
12(1)	PSN_TLP_SEVR	RW	Poisoned TLP severity
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL
11:6	RSVD	R	Reserved. Returns 000 000b when read.
5	SD_ERROR_SEVR	R	SD error severity. Not supported, returns 1b when read.
4(1)	DLL_ERROR_SEVR	RW	Data link protocol error severity
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





Table 5-4. Uncorrectable Error Severity Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
3:1	RSVD	R	Reserved. Retirms 000b wjem read/
0	RSVD	R	Reserved. Returns 1h when read.

5.6 Correctable Error Status Register

The correctable error status register reports the status of individual errors as they occur. Software may only clear these bits by writing a 1b to the desired location. See Table 5-5 for a complete description of the register contents.

PCI Express extended register offset: 110h

Register type: Read-only, Read/Clear

Default value: 0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 5-5. Correctable Error Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:14	RSVD	R	Reserved. Returns 000 0000 0000 0000 0000b when read.
13 ⁽¹⁾	ANFES	RCU	Advisory Non-Fatal Error Status. This bit is asserted when an Advisor Non-Fatal Error has been reported.
12 (1)	REPLAY_TMOUT	RCU	Replay timer time-out. This bit is asserted when the replay timer expires for a pending request or completion that has not been acknowledged.
11:9	RSVD	R	Reserved. Returns 000b when read.
8(1)	REPLAY_ROLL	RCU	REPLAY_NUM rollover. This bit is asserted when the replay counter rolls over after a pending request or completion has not been acknowledged.
7(1)	BAD_DLLP	RCU	Bad DLLP error. This bit is asserted when an 8b/10b error was detected by the PHY during the reception of a DLLP.
6(1)	BAD_TLP	RCU	Bad TLP error. This bit is asserted when an 8b/10b error was detected by the PHY during the reception of a TLP.
5:1	RSVD	R	Reserved. Returns 00000b when read.
0(1)	RX_ERROR	RCU	Receiver error. This bit is asserted when an 8b/10b error is detected by the PHY at any time.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



5.7 **Correctable Error Mask Register**

The correctable error mask register controls the reporting of individual errors as they occur. When a mask bit is set to 1b, the corresponding error status bit is not set, PCI Express error messages are blocked, the header log is not loaded, and the first error pointer is not updated. See Table 5-6 for a complete description of the register contents.

PCI Express extended register offset: 114h

Read-only, Read/Write Register type:

0000 2000h Default value:

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	1			1			1		1		1			
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Table 5-6. Correctable Error Mask Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:14	RSVD	R	Reserved. Returns 000 0000 0000 0000 0000b when read.
13 ⁽¹⁾	ANFEM	RW	Advisory Non-Fatal Error Mask.
			0 = Error condition is unmasked 1 = Error condition is masked (default)
12 ⁽¹⁾	REPLAY_TMOUT_MAS	RW	Replay timer time-out mask.
	K		0 = Error condition is unmasked (default) 1 = Error condition is masked
11:9	RSVD	R	Reserved. Returns 000b when read.
8 ⁽¹⁾	REPLAY_ROLL_MASK	RW	REPLAY_NUM rollover mask.
			0 = Error condition is unmasked (default) 1 = Error condition is masked
7(1)	BAD_DLLP_MASK	RW	Bad DLLP error mask.
			0 = Error condition is unmasked (default) 1 = Error condition is masked
6(1)	BAD_TLP_MASK	RW	Bad TLP error mask.
			0 = Error condition is unmasked (default) 1 = Error condition is masked
5:1	RSVD	R	Reserved. Returns 00000b when read.
0(1)	RX_ERROR_MASK	RW	Receiver error mask.
			0 = Error condition is unmasked (default) 1 = Error condition is masked

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





5.8 Advanced Error Capabilities and Control Register

The advanced error capabilities and control register allows the system to monitor and control the advanced error reporting capabilities. See Table 5-7 for a complete description of the register contents.

PCI Express extended register

118h

offset:

Register type: Read-only, Read/Write

Default value: 0000 00A0h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0

Table 5-7. Advanced Error Capabilities and Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:9	RSVD	R	Reserved. Returns 000 0000 0000 0000 0000 0000b when read.
8 ⁽¹⁾	ECRC_CHK_EN	RW	Extended CRC check enable
			0 = Extended CRC checking is disabled 1 = Extended CRC checking is enabled
7	ECRC_CHK_CAPABLE	R	Extended CRC check capable. This read-only bit returns a value of 1b indicating that the bridge is capable of checking extended CRC information.
6(1)	ECRC_GEN_EN	RW	Extended CRC generation enable
			0 = Extended CRC generation is disabled 1 = Extended CRC generation is enabled
5	ECRC_GEN_CAPABLE	R	Extended CRC generation capable. This read-only bit returns a value of 1b indicating that the bridge is capable of generating extended CRC information.
4:0(1)	FIRST_ERR	RU	First error pointer. This 5-bit value reflects the bit position within the uncorrectable error status register (offset 104h, see Section 5.3) corresponding to the class of the first error condition that was detected.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

5.9 Header Log Register

The header log register stores the TLP header for the packet that lead to the most recently detected error condition. Offset 11Ch contains the first DWORD. Offset 128h contains the last DWORD (in the case of a 4DW TLP header). Each DWORD is stored with the least significant byte representing the earliest transmitted. This register shall only be reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

PCI Express extended register offset: 11Ch, 120h, 124h, and 128h

Register type: Read-only
Default value: 0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



5.10 Secondary Uncorrectable Error Status Register

The secondary uncorrectable error status register reports the status of individual PCI bus errors as they occur. Software may only clear these bits by writing a 1b to the desired location. See Table 5-8 for a complete description of the register contents.

PCI Express extended register offset: 12Ch

Register type: Read-only, Read/Clear

Default value: 0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 5-8. Secondary Uncorrectable Error Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:14	RSVD	R	Reserved. Returns 000 0000 0000 0000 0000b when read.
13	INTERNAL_ERROR	R	Internal bridge error. This error bit is associated with a PCI-X error and returns 0b when read.
12 ⁽¹⁾	SERR_DETECT	RCU	SERR assertion detected. This bit is asserted when the bridge detects the assertion of SERR on the secondary bus.
11(1)	PERR_DETECT	RCU	PERR assertion detected. This bit is asserted when the bridge detects the assertion of PERR on the secondary bus.
10(1)	DISCARD_TIMER	RCU	Delayed transaction discard timer expired. This bit is asserted when the discard timer expires for a pending delayed transaction that was initiated on the secondary bus.
9(1)	UNCOR_ADDR	RCU	Uncorrectable address error. This bit is asserted when the bridge detects a parity error during the address phase of an upstream transaction.
8	UNCOR_ATTRIB	R	Uncorrectable attribute error. This error bit is associated with a PCI-X error and returns 0b when read.
7 ⁽¹⁾	UNCOR_DATA	RCU	Uncorrectable data error. This bit is asserted when the bridge detects a parity error during a data phase of an upstream write transaction, or when the bridge detects the assertion of PERR when forwarding read completion data to a PCI device.
6	UNCOR_SPLTMSG	R	Uncorrectable split completion message data error. This error bit is associated with a PCI-X error and returns 0b when read.
5	UNXPC_SPLTCMP	R	Unexpected split completion error. This error bit is associated with a PCI-X error and returns 0b when read.
4	RSVD	R	Reserved. Returns 0b when read.
3(1)	MASTER_ABORT	RCU	Received master abort. This bit is asserted when the bridge receives a master abort on the PCI interface.
2(1)	TARGET_ABORT	RCU	Received target abort. This bit is asserted when the bridge receives a target abort on the PCI interface.
1	MABRT_SPLIT	R	Master abort on split completion. This error bit is associated with a PCI-X error and returns 0b when read.
0	TABRT_SPLIT	R	Target abort on split completion status. This error bit is associated with a PCI-X error and returns 0b when read.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





5.11 Secondary Uncorrectable Error Mask Register

The secondary uncorrectable error mask register controls the reporting of individual errors as they occur. When a mask bit is set to 1b, the corresponding error status bit is not set, PCI Express error messages are blocked, the header log is not loaded, and the first error pointer is not updated. See Table 5-9 for a complete description of the register contents.

PCI Express extended register offset: 130h

Register type: Read-only, Read/Write

Default value: 0000 17A8h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																_

Table 5-9. Secondary Uncorrectable Error Mask Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:14	RSVD	R	Reserved. Returns 00 0000 0000 0000 0000b when read.
13 ⁽¹⁾	INTERNAL_ERROR_MASK	RW	Internal bridge error. This mask bit is associated with a PCI-X error and has no effect on the bridge.
12(1)	SERR_DETECT_MASK	RW	SERR assertion detected
			0 = Error condition is unmasked 1 = Error condition is masked (default)
11(1)	PERR_DETECT_MASK	RW	PERR assertion detectedi
			0 = Error condition is unmasked 1 = Error condition is masked (default)
10(1)	DISCARD_TIMER_MASK	RW	Delayed transaction discard timer expired
			0 = Error condition is unmasked 1 = Error condition is masked (default)
9(1)	UNCOR_ADDR_MASK	RW	Uncorrectable address error
			0 = Error condition is unmasked 1 = Error condition is masked (default)
8(1)	UNCOR_ATTRIB_MASK	RW	Uncorrectable attribute error. This mask bit is associated with a PCI-X error and has no effect on the bridge.
7(1)	UNCOR_DATA_MASK	RW	Uncorrectable data error
			0 = Error condition is unmasked 1 = Error condition is masked (default)
6 ⁽¹⁾	UNCOR_SPLTMSG_MASK	RW	Uncorrectable split completion message data error. This mask bit is associated with a PCI-X error and has no effect on the bridge.
5(1)	SC_ERROR_MASK	RW	Unexpected split completion error. This mask bit is associated with a PCI-X error and has no effect on the bridge.
4	RSVD	R	Reserved. Returns 0b when read.
3(1)	MASTER_ABORT_MASK	RW	Received master abort
			0 = Error condition is unmasked 1 = Error condition is masked (default)
2(1)	TARGET_ABORT_MASK	RW	Received target abort
			0 = Error condition is unmasked 1 = Error condition is masked (default)
1(1)	MABRT_SPLIT_MASK	RW	Master abort on split completion. This mask bit is associated with a PCI-X error and has no effect on the bridge.
0	TABRT_SPLIT_MASK	R	Target abort on split completion. This mask bit is associated with a PCI-X error and has no effect on the bridge.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



5.12 Secondary Uncorrectable Error Severity

The uncorrectable error severity register controls the reporting of individual errors as ERR_FATAL or ERR_NONFATAL. When a bit is set, the corresponding error condition is identified as fatal. When a bit is cleared, the corresponding error condition is identified as nonfatal. See Table 5-10 for a complete description of the register contents.

PCI Express extended register offset: 134h

Register type: Read-only, Read/Write

Default value: 0000 1340h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	1	0	0	1	1	0	1	0	0	0	0	0	0

Table 5-10. Secondary Uncorrectable Error Severity Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:14	RSVD	R	Reserved. Returns 00 0000 0000 0000 0000b when read.
13 ⁽¹⁾	INTERNAL_ERROR_SEVR	RW	Internal bridge error. This severity bit is associated with a PCI-X error and has no effect on the bridge.
12(1)	SERR_DETECT_SEVR	RW	SERR assertion detected
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL (default)
11(1)	PERR_DETECT_SEVR	RW	PERR assertion detected
			0 = Error condition is signaled using ERR_NONFATAL (default) 1 = Error condition is signaled using ERR_FATAL
10(1)	DISCARD_TIMER_SEVR	RW	Delayed transaction discard timer expired
			0 = Error condition is signaled using ERR_NONFATAL (default) 1 = Error condition is signaled using ERR_FATAL
9(1)	UNCOR_ADDR_SEVR	RW	Uncorrectable address error
			0 = Error condition is signaled using ERR_NONFATAL 1 = Error condition is signaled using ERR_FATAL (default)
8(1)	UNCOR_ATTRIB_SEVR	RW	Uncorrectable attribute error. This severity bit is associated with a PCI-X error and has no effect on the bridge.
7(1)	UNCOR_DATA_SEVR	RW	Uncorrectable data error
			0 = Error condition is signaled using ERR_NONFATAL (default) 1 = Error condition is signaled using ERR_FATAL
6(1)	UNCOR_SPLTMSG_SEVR	RW	Uncorrectable split completion message data error. This severity bit is associated with a PCI-X error and has no effect on the bridge.
5(1)	UNCOR_SPLTCMP_SEVR	RW	Unexpected split completion error. This severity bit is associated with a PCI-X error and has no effect on the bridge.
4	RSVD	R	Reserved. Returns 0b when read.
3(1)	MASTER_ABORT_SEVR	RW	Received master abort
			0 = Error condition is signaled using ERR_NONFATAL (default) 1 = Error condition is signaled using ERR_FATAL
2(1)	TARGET_ABORT_SEVR	RW	Received target aborta
			0 = Error condition is signaled using ERR_NONFATAL (default) 1 = Error condition is signaled using ERR_FATAL
1 (1)	MABRT_SPLIT_SEVR	RW	Master abort on split completion. This severity bit is associated with a PCI-X error and has no effect on the bridge.
0	TABRT_SPLIT_SEVR	R	Target abort on split completion. This severity bit is associated with a PCI-X error and has no effect on the bridge.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





5.13 Secondary Error Capabilities and Control Register

The secondary error capabilities and control register allows the system to monitor and control the secondary advanced error reporting capabilities. See Table 5-11 for a complete description of the register contents.

PCI Express extended register offset: 138h

Register type: Read-only
Default value: 0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 5-11. Secondary Error Capabilities and Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:5	RSVD	R	Reserved. Return 000 0000 0000 0000 0000 0000 0000b when read.
4:0 ⁽¹⁾	SEC_FIRST_ERR	RU	First error pointer. This 5-bit value reflects the bit position within the secondary uncorrectable error status register (offset 12Ch, see Section 5.10) corresponding to the class of the first error condition that was detected.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



5.14 Secondary Header Log Register

The secondary header log register stores the transaction address and command for the PCI bus cycle that led to the most recently detected error condition. Offset 13Ch accesses register bits 31:0. Offset 140h accesses register bits 63:32. Offset 144h accesses register bits 95:64. Offset 148h accesses register bits 127:96. See Table 5-12 for a complete description of the register contents.

PCI Express extended register offset: 13Ch, 140h, 144h, and 148h

Register type: Read-only
Default value: 0000 0000h

Doladi							0000	0000	•••							
BIT NUMBER	127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97	96
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 5-12. Secondary Header Log Register Description

			, , , , , , , , , , , , , , , , , , , ,
BIT	FIELD NAME	ACCESS	DESCRIPTION
127:64 ⁽¹⁾	ADDRESS	RU	Transaction address. The 64-bit value transferred on AD[31:0] during the first and second address phases. The first address phase is logged to 95:64 and the second address phase is logged to 127:96. In the case of a 32-bit address, bits 127:96 are set to 0.
63:44	RSVD	R	Reserved. Returns 0 0000h when read.
43:40(1)	UPPER_CMD	RU	Transaction command upper. Contains the status of the C/BE terminals during the second address phase of the PCI transaction that generated the error if using a dual-address cycle.
39:36(1)	LOWER_CMD	RU	Transaction command lower. Contains the status of the C/BE terminals during the first address phase of the PCI transaction that generated the error.
35:0	TRANS_ATTRIBU TE	R	Transaction attribute. Because the bridge does not support the PCI-X attribute transaction phase, these bits have no function, and return 0 0000 0000h when read.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



6 Memory-Mapped TI Proprietary Register Space

The programming model of the memory-mapped TI proprietary register space is unique to this device.

All bits marked with a I are sticky bits and are reset by a global reset (GRST) or the internally-generated power-on reset. All bits marked with a ⁽²⁾ are reset by a PCI Express reset (PERST), a GRST or the internally-generated power-on reset. The remaining register bits are reset by a PCI Express hot reset, PERST, GRST, or the internally-generated power-on reset.

(2) These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

Table 6-1. Device Control Memory Window Register Map

			<u> </u>	1						
	REGISTER NAME									
Rese	rved	Revision ID	Device control map ID	000h						
	Reserved									
GPIO c	lata ⁽¹⁾	GPIO con	trol ⁽¹⁾	040h						
Serial-bus control and status(1)	Serial-bus slave address ⁽¹⁾	Serial-bus word address(1)	Serial-bus data(1)	044h						
Serial IRQ ed	ge control ⁽¹⁾	Reserved	Serial IRQ mode control ⁽¹⁾	048h						
Rese	rved	Serial IRQ s	04Ch							
Cache Timer Tr	ransfer Limit ⁽¹⁾	PFA Request	050h							
Cache Timer l	Jpper Limit ⁽¹⁾	Cache Timer Lo	054h							
Reserved										

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

6.1 Device Control Map ID Register

The device control map ID register identifies the TI proprietary layout for this device control map. The value 04h identifies this as a PCI Express-to-PCI bridge.

Device control memory window register offset: 00h

Register type: Read-only

Default value: 04h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	1	0	0

SCPS212B-MAY 2009-REVISED JULY 2009



6.2 **Revision ID Register**

The revision ID register identifies the revision of the TI proprietary layout for this device control map. The value 00h identifies the revision as the initial layout.

Device control memory window register offset: 01h

Register type: Read-only

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

6.3 **GPIO Control Register**

This register controls the direction of the five GPIO terminals. This register has no effect on the behavior of GPIO terminals that are enabled to perform secondary functions. The secondary functions share GPIO0 (CLKRUN), GPIO1 (PWR_OVRD), GPIO3 (SDA), and GPIO4 (SCL). This register is an alias of the GPIO control register in the classic PCI configuration space(offset B4h, see Section 4.59). See Table 6-2 for a complete description of the register contents.

Device control memory window register offset: 40h

Register type: Read-only, Read/Write

Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 6-2. GPIO Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:5	RSVD	R	Reserved. Returns 0000 0000 000b when read.
4(1)	GPIO4_DIR	RW	GPIO 4 data direction. This bit selects whether GPIO4 is in input or output mode. 0 = Input (default) 1 = Output
3 ⁽¹⁾	GPIO3_DIR	RW	GPIO 3 data direction. This bit selects whether GPIO3 is in input or output mode. 0 = Input (default) 1 = Output
2(1)	GPIO2_DIR	RW	GPIO 2 data direction. This bit selects whether GPIO2 is in input or output mode. 0 = Input (default) 1 = Output
1 ⁽¹⁾	GPIO1_DIR	RW	GPIO 1 data direction. This bit selects whether GPIO1 is in input or output mode. 0 = Input (default) 1 = Output
O ⁽¹⁾	GPIO0_DIR	RW	GPIO 0 data direction. This bit selects whether GPIO0 is in input or output mode. 0 = Input (default) 1 = Output

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





6.4 GPIO Data Register

This register reads the state of the input mode GPIO terminals and changes the state of the output mode GPIO terminals. Writing to a bit that is in input mode or is enabled for a secondary function is ignored. The secondary functions share GPIO0 (CLKRUN), GPIO1 (PWR_OVRD), GPIO3 (SDA), and GPIO4 (SCL). The default value at power up depends on the state of the GPIO terminals as they default to general-purpose inputs. This register is an alias of the GPIO data register in the classic PCI configuration space (offset B6h, see Section 4.60). See Table 6-3 for a complete description of the register contents.

Device control memory window register offset: 42h

Register type: Read-only, Read/Write

Default value: 00XXh

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	х	Х	Х	Х	х	1

Table 6-3. GPIO Data Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:5	RSVD	R	Reserved. Returns 000 0000 0000b when read.
411	GPIO4_Data	RW	GPIO 4 data. This bit reads the state of GPIO4 when in input mode or changes the state of GPIO4 when in output mode.
3(1)	GPIO3_Data	RW	GPIO 3 data. This bit reads the state of GPIO3 when in input mode or changes the state of GPIO3 when in output mode.
2(1)	GPIO2_Data	RW	GPIO 2 data. This bit reads the state of GPIO2 when in input mode or changes the state of GPIO2 when in output mode.
1(1)	GPIO1_Data	RW	GPIO 1 data. This bit reads the state of GPIO1 when in input mode or changes the state of GPIO1 when in output mode.
0(1)	GPIO0_Data	RW	GPIO 0 data. This bit reads the state of GPIO0 when in input mode or changes the state of GPIO0 when in output mode.

⁽¹⁾ These bits are reset by a PCI Express reset (\overline{PERST}), a \overline{GRST} , or the internally-generated power-on reset.



Serial-Bus Data Register

SCPS212B-MAY 2009-REVISED JULY 2009

The serial-bus data register reads and writes data on the serial-bus interface. Write data is loaded into this register prior to writing the serial-bus slave address register that initiates the bus cycle. When reading data from the serial bus, this register contains the data read after bit 5 (REQBUSY) in the serial-bus control and status register (offset 47h, see Section 6.8) is cleared. This register is an alias for the serial-bus data register in the PCI header (offset B0h, see Section 4.55). This register is reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

Device control memory window register offset:

Read/Write Register type:

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	1

6.6 Serial-Bus Word Address Register

The value written to the serial-bus word address register represents the word address of the byte being read from or written to on the serial-bus interface. The word address is loaded into this register prior to writing the serial-bus slave address register that initiates the bus cycle. This register is an alias for the serial-bus word address register in the PCI header (offset B1h, see Section 4.56). This register is reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

Device control memory window register offset: 45h

Register type: Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

6.7 Serial-Bus Slave Address Register

The serial-bus slave address register indicates the address of the device being targeted by the serial-bus cycle. This register also indicates if the cycle will be a read or a write cycle. Writing to this register initiates the cycle on the serial interface. This register is an alias for the serial-bus slave address register in the PCI header (offset B2h, see Section 4.57). See Table 6-4 for a complete description of the register contents.

Device control memory window register offset: 46h

Register type: Read/Write

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

Table 6-4. Serial-Bus Slave Address Register Descriptions

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:1 ⁽¹⁾	SLAVE_ADDR	RW	Serial-bus slave address. This 7-bit field is the slave address for a serial-bus read or write transaction. The default value for this field is 000 0000b.
0(1)	RW_CMD	RW	Read/write command. This bit determines if the serial-bus cycle is a read or a write cycle.
			0 = A single byte write is requested (default) 1 = A single byte read is requested

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



www.ti.com

6.8 Serial-Bus Control and Status Register

The serial-bus control and status register controls the behavior of the serial-bus interface. This register also provides status information about the state of the serial-bus. This register is an alias for the serial-bus control and status register in the PCI header (offset B3h, see Section 4.58). See Table 6-5 for a complete description of the register contents.

Device control memory window register offset: 47h

Register type: Read/Olear

Default value: 00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

Table 6-5. Serial-Bus Control and Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7 ⁽¹⁾	PROT_SEL	RW	Protocol select. This bit selects the serial-bus address mode used.
			0 = Slave address and word address are sent on the serial-bus (default)
			1 = Only the slave address is sent on the serial-bus
6	RSVD	R	Reserved. Returns 0b when read.
5(1)	REQBUSY	RU	Requested serial-bus access busy. This bit is set when a software-initiated serial-bus cycle is in progress.
			0 = No serial-bus cycle 1 = Serial-bus cycle in progresss
4 ⁽¹⁾	ROMBUSY	RU	Serial EEPROM access busy. This bit is set when the serial EEPROM circuitry in the bridge is downloading register defaults from a serial EEPROM.
			0 = No EEPROM activity 1 = EEPROM download in progress
3 ⁽¹⁾	SBDETECT	RWU	Serial EEPROM detected. This bit enables the serial-bus interface. The value of this bit controls whether the GPIO3//SDA and GPIO4//SCL terminals are configured as GPIO signals or as serial-bus signals. This bit is automatically set to 1b when a serial EEPROM is detected.
			Note: A serial EEPROM is only detected once following PERST.
			0 = No EEPROM present, EEPROM load process does not happen. GPIO3//SDA and GPIO4//SCL terminals are configured as GPIO signals.
			1 = EEPROM present, EEPROM load process takes place. GPIO3//SDA and GPIO4//SCL terminals are configured as serial-bus signals.
2(1)	SBTEST	RW	Serial-bus test. This bit is used for internal test purposes. This bit controls the clock source for the serial interface clock.
			0 = Serial-bus clock at normal operating frequency ~ 60 kHz (default)
			1 = Serial-bus clock frequency increased for test purposes ~ 4 MHz
1 (1)	SB_ERR	RCU	Serial-bus error. This bit is set when an error occurs during a software-initiated serial-bus cycle.
			0 = No error 1 = Serial-bus error
0(1)	ROM_ERR	RCU	Serial EEPROM load error. This bit is set when an error occurs while downloading registers from a serial EEPROM.
			0 = No error 1 = EEPROM load error

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





Serial IRQ Mode Control Register

SCPS212B-MAY 2009-REVISED JULY 2009

This register controls the behavior of the serial IRQ controller. This register is an alias for the serial IRQ mode control register in the classic PCI configuration space (offset E0h, see Section 4.72). See Table 4-46 for a complete description of the register contents.

Device control memory window register offset:

Register type: Read-only, Read/Write

Default value: 00h

	_	_	_		_	_		_
BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

Table 6-6. Serial IRQ Mode Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:4	RSVD	R	Reserved. Returns 0h when read.
3:2 ⁽¹⁾	START_WIDTH	RW	Start frame pulse width. Sets the width of the start frame for a SERIRQ stream. 00 = 4 clocks (default) 01 = 6 clocks 10 = 8 clocks 11 = Reserved
1 (1)	POLLMODE	RW	Poll mode. This bit selects between continuous and quiet mode. 0 = Continuous mode (default) 1 = Quiet mode
0 ⁽¹⁾	DRIVEMODE	RW	RW Drive mode. This bit selects the behavior of the serial IRQ controller during the recovery cycle. 0 = Drive high (default) 1 = 3-state

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

6.10 Serial IRQ Edge Control Register

This register controls the edge mode or level mode for each IRQ in the serial IRQ stream. This register is an alias for the serial IRQ edge control register in the classic PCI configuration space (offset E2h, see Section 4.73). See Table 6-7 for a complete description of the register contents.

Device control memory window register 4Ah offset:

Read/Write Register type:

0000h Default value:

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Table 6-7. Serial IRQ Edge Control Register Description

ВІТ	FIELD NAME	ACCESS	DESCRIPTION
15 ⁽¹⁾	IRQ15_MODE	RW	IRQ 15 edge mode 0 = Edge mode (default) 1 = Level mode
14 ⁽¹⁾	IRQ14_MODE	RW	IRQ 14 edge mode 0 = Edge mode (default) 1 = Level mode
13 ⁽¹⁾	IRQ13_MODE	RW	IRQ 13 edge mode 0 = Edge mode (default) 1 = Level mode
12 ⁽¹⁾	IRQ12_MODE	RW	IRQ 12 edge mode 0 = Edge mode (default) 1 = Level mode
11 ⁽¹⁾	IRQ11_MODE	RW	IRQ 11 edge mode 0 = Edge mode (default) 1 = Level mode
10 ⁽¹⁾	IRQ10_MODE	RW	IRQ 10 edge mode 0 = Edge mode (default) 1 = Level mode
9 ⁽¹⁾	IRQ9_MODE	RW	IRQ 9 edge mode 0 = Edge mode (default) 1 = Level mode
8 ⁽¹⁾	IRQ8_MODE	RW	IRQ 8 edge mode 0 = Edge mode (default) 1 = Level mode
7 ⁽¹⁾	IRQ7_MODE	RW	IRQ 7 edge mode 0 = Edge mode (default) 1 = Level mode
6 ⁽¹⁾	IRQ6_MODE	RW	IRQ 6 edge mode 0 = Edge mode (default) 1 = Level mode
5 ⁽¹⁾	IRQ5_MODE	RW	IRQ 5 edge mode 0 = Edge mode (default) 1 = Level mode
4 ⁽¹⁾	IRQ4_MODE	RW	IRQ 4 edge mode 0 = Edge mode (default) 1 = Level mode

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.






Table 6-7. Serial IRQ Edge Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
3 ⁽¹⁾	IRQ3_MODE	RW	IRQ 3 edge mode 0 = Edge mode (default) 1 = Level mode
2 ⁽¹⁾	IRQ2_MODE	RW	IRQ 2 edge mode 0 = Edge mode (default) 1 = Level mode
1 (1)	IRQ1_MODE	RW	IRQ 1 edge mode 0 = Edge mode (default) 1 = Level mode
0 ⁽¹⁾	IRQ0_MODE	RW	IRQ 0 edge mode 0 = Edge mode (default) 1 = Level mode

6.11 Serial IRQ Status Register

This register indicates when a level mode IRQ is signaled on the serial IRQ stream. After a level mode IRQ is signaled, a write-back of 1b to the asserted IRQ status bit re-arms the interrupt. IRQ interrupts that are defined as edge mode in the serial IRQ edge control register are not reported in this status register. This register is an alias for the serial IRQ status register in the classic PCI configuration space (offset E4h, see Section 4.74). See Table 4-48 for a complete description of the register contents.

Device control memory window register 4Ch

offset:

Register type: Read/Clear

Default value: 0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 6-8. Serial IRQ Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15 ⁽¹⁾	IRQ15	RCU	IRQ 15 asserted. This bit indicates that the IRQ15 has been asserted. 0 = Deasserted 1 = Asserted
14 ⁽¹⁾	IRQ14	RCU	IRQ 14 asserted. This bit indicates that the IRQ14 has been asserted. 0 = Deasserted 1 = Asserted
13 ⁽¹⁾	IRQ13	RCU	IRQ 13 asserted. This bit indicates that the IRQ13 has been asserted. 0 = Deasserted 1 = Asserted

(1) These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





Table 6-8. Serial IRQ Status Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
12 ⁽¹⁾	IRQ12	RCU	IRQ 12 asserted. This bit indicates that the IRQ12 has been asserted. 0 = Deasserted 1 = Asserted
11 ⁽¹⁾	IRQ11	RCU	IRQ 11 asserted. This bit indicates that the IRQ11 has been asserted. 0 = Deasserted 1 = Asserted
10 ⁽¹⁾	IRQ10	RCU	IRQ 10 asserted. This bit indicates that the IRQ10 has been asserted. 0 = Deasserted 1 = Asserted
g ⁽¹⁾	IRQ9	RCU	IRQ 9 asserted. This bit indicates that the IRQ9 has been asserted. 0 = Deasserted 1 = Asserted
8 ⁽¹⁾	IRQ8	RCU	IRQ 8 asserted. This bit indicates that the IRQ8 has been asserted. 0 = Deasserted 1 = Asserted
7 ⁽¹⁾	IRQ7	RCU	IRQ 7 asserted. This bit indicates that the IRQ7 has been asserted. 0 = Deasserted 1 = Asserted
6 ⁽¹⁾	IRQ6	RCU	IRQ 6 asserted. This bit indicates that the IRQ6 has been asserted. 0 = Deasserted 1 = Asserted
5 ⁽¹⁾	IRQ5	RCU	IRQ 5 asserted. This bit indicates that the IRQ5 has been asserted. 0 = Deasserted 1 = Asserted
4 ⁽¹⁾	IRQ4	RCU	IRQ 4 asserted. This bit indicates that the IRQ4 has been asserted. 0 = Deasserted 1 = Asserted
3 ⁽¹⁾	IRQ3	RCU	IRQ 3 asserted. This bit indicates that the IRQ3 has been asserted. 0 = Deasserted 1 = Asserted
2 ⁽¹⁾	IRQ2	RCU	IRQ 2 asserted. This bit indicates that the IRQ2 has been asserted. 0 = Deasserted 1 = Asserted
1 ⁽¹⁾	IRQ1	RCU	IRQ 1 asserted. This bit indicates that the IRQ1 has been asserted. 0 = Deasserted 1 = Asserted





Table 6-8. Serial IRQ Status Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
0 ⁽¹⁾	IRQ0	RCU	IRQ 0 asserted. This bit indicates that the IRQ0 has been asserted. 0 = Deasserted 1 = Asserted

6.12 Pre-Fetch Agent Request Limits Register

This register is used to set the Pre-Fetch Agent's limits on retrieving data using upstream reads. This register is an alias for the pre-fetch agent request limits register in the classic PCI configuration space (offset E8h, see Section 4.75). See Table 6-9 for a complete description of the register contents.

Device control memory window

50h

register offset:

SCPS212B-MAY 2009-REVISED JULY 2009

Register type: Read/Clear

Default value: 0443h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	1

Table 6-9. Pre-Fetch Agent Request Limits Register Description

burst. 4'h0 = Auto-prefetch agent is disabled. 4'h1 = Thread is limited to one buffer. No auto-prefetch reads will be generated. 4'h2:F = Thread will be limited to initial read and (PFA_REQ_CNT_LIMIT – 1) Completion cache mode. Determines the rules for completing the caching process. 00 = No caching. • Pre-fetching is disabled. • All remaining read completion data will be discarded after any of the data has been returned to the PCI master. 01 = Light caching. • Pre-fetching is enabled. • All remaining read completion data will be discarded after data has been returned to the PCI master and the PCI master terminated the transfer. • All remaining read completion data will be cached after data has been returned to the PCI master and the bridge has terminated the transfer with RETRY. 10 = Full caching. • Pre-fetching is enabled. • All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. • All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. • All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. • All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer.	BIT	FIELD NAME	ACCESS	DESCRIPTION
burst. 4'h0 = Auto-prefetch agent is disabled. 4'h1 = Thread is limited to one buffer. No auto-prefetch reads will be generated. 4'h2:F = Thread will be limited to initial read and (PFA_REQ_CNT_LIMIT – 1) Completion cache mode. Determines the rules for completing the caching process. 00 = No caching. • Pre-fetching is disabled. • All remaining read completion data will be discarded after any of the data has been returned to the PCI master. 01 = Light caching. • Pre-fetching is enabled. • All remaining read completion data will be discarded after data has been returned to the PCI master and the PCI master terminated the transfer. • All remaining read completion data will be cached after data has been returned to the PCI master and the bridge has terminated the transfer with RETRY. 10 = Full caching. • Pre-fetching is enabled. • All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. • All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. • All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. • All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer.	15:12	RSVD	R	Reserved. Returns 0h when read.
7:6 PFA_CPL_CACHE_MODE PFA_CPL_CACHE_MODE RW PFA_CPL_CACHE_MODE RW RW O0 = No caching. Pre-fetching is disabled. Pre-fetching is enabled. All remaining read completion data will be discarded after any of the data has been returned to the PCI master. O1 = Light caching. Pre-fetching is enabled. All remaining read completion data will be discarded after data has been returned to the PCI master and the PCI master terminated the transfer. All remaining read completion data will be cached after data has been returned to the PCI master and the bridge has terminated the transfer with RETRY. 10 = Full caching. Pre-fetching is enabled. All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer.	11:8 ⁽¹⁾		RW	4'h0 = Auto-prefetch agent is disabled. 4'h1 = Thread is limited to one buffer. No auto-prefetch reads will be generated.
5:4 PSVD P Pecanical Pattures 00b when read	7:6		RW	 No caching. Pre-fetching is disabled. All remaining read completion data will be discarded after any of the data has been returned to the PCI master. Light caching. Pre-fetching is enabled. All remaining read completion data will be discarded after data has been returned to the PCI master and the PCI master terminated the transfer. All remaining read completion data will be cached after data has been returned to the PCI master and the bridge has terminated the transfer with RETRY. Full caching. Pre-fetching is enabled. All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. All remaining read completion data will be cached after data has been returned to the PCI master and the PCI master terminated the transfer. All remaining read completion data will be cached after data has been returned to the PCI master and the bridge has terminated the transfer with RETRY.
NOVE RESERVED. RETUITIS OUR WHEILIES OUR WHE	5:4	RSVD	R	Reserved. Returns 00b when read.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.





Table 6-9. Pre-Fetch Agent Request Limits Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
			Request Length Limit. Determines the number of bytes in the thread that the pre-fetch agent will read for that thread.
			0000 = 64 bytes
			0001 = 128 bytes
			0010 = 256 bytes
3:0	PFA_REQ_LENGT H LIMIT	RW	0011 = 512 bytes
			0100 = 1 Kbytes
			0101 = 2 Kbytes
			0110 = 4 Kbytes
			0111 = 8 Kbytes
			1000:1111 = Reserved

6.13 Cache Timer Transfer Limit Register

This register is used to set the number of PCI cycle starts that have to occur without a read hit on the completion data buffer, before the cache data can be discarded. This register is an alias for the pre-fetch agent request limits register in the classic PCI configuration space (offset EAh, see Section 4.76). See Table 6-10 for a complete description of the register contents.

Device control memory window register 52h offset:

0110011

Register type: Read/Clear

Default value: 0008h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0

Table 6-10. Cache Timer Transfer Limit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:8	RSVD	R	Reserved. Returns 00h when read.
7:0 ⁽¹⁾	CACHE_TMR_XFR _LIMIT	RW	Number of PCI cycle starts that have to occur without a read hit on the completion data buffer, before the cache data can be discarded.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

6.14 Cache Timer Lower Limit Register

Minimum number of clock cycles that must have passed without a read hit on the completion data buffer before the "cache miss limit" check can be triggered. See Table 6-11 for a complete description of the register contents.

Device control memory window 54h

register offset:

Register type: Read/Clear

Default value: 007Fh

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1





Table 6-11. Cache Timer Lower Limit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:12	RSVD	R	Reserved. Returns 0h when read.
11:0 ⁽¹⁾	CACHE_TIMER _LOWER_LIMIT	RW	Minimum number of clock cycles that must have passed without a read hit on the completion data buffer before the "cache miss limit" check can be triggered.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

6.15 Cache Timer Upper Limit Register

SCPS212B-MAY 2009-REVISED JULY 2009

Discard cached data after this number of clock cycles have passed without a read hit on the completion data buffer. See Table 6-12 for a complete description of the register contents.

Device control memory window 56h

register offset:

Register type: Read/Clear 01C0h

Default value: **BIT NUMBER** 15 14 13 12 11 10 9 **RESET STATE** 0 0 0 0 0 0 0 0

Table 6-12. Cache Timer Upper Limit Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:12	RSVD	R	Reserved. Returns 0h when read.
11:0 ⁽¹⁾	CACHE_TIMER _UPPER_LIMIT	RW	Discard cached data after this number of clock cycles have passed without a read hit on the completion data buffer.

⁽¹⁾ These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



7 **Electrical Characteristics**

7.1 **Absolute Maximum Ratings**

over operating temperature range (unless otherwise noted) (1)

			VALUE	UNIT
V_{DD_33}	Supply voltage range		-0.5 to 3.6	V
V _{DD_15}	Supply voltage range		-0.5 to 1.65	V
		PCI	-0.5 to PCIR + 0.5	V
		PCI Express (RX)	-0.6 to 0.6	V
V_{I}	Input voltage range	PCI Express REFCLK (single-ended)	-0.5 to V _{DD_33} + 0.5	V
		PCI Express REFCLK (differential)	-0.3 to 1.15	V
		Miscellaneous 3.3-V IO	-0.5 to V _{DD_33} + 0.5	V
		PCI	-0.5 to V _{DD_33} + 0.5	V
V_{O}	Output voltage range	PCI Express (TX)	-0.5 to V _{DD_15} + 0.5	V
		Miscellaneous 3.3-V IO	-0.5 to V _{DD_33} + 0.5	V
	Input clamp current, (V	< 0 or V _I > VDD) ⁽²⁾	±20	mA
	Output clamp current, ($V_O < 0 \text{ or } V_O > VDD)^{(3)}$	±20	mA
T _{stg}	Storage temperature ra	inge	-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions 7.2

		OPERATION	MIN	NOM	MAX	UNIT
V_{DD_15}	Supply voltage	1.5 V	1.35	1.5	1.65	V
V_{DDA_15}	Supply voltage	1.5 V	1.33	1.5	1.03	V
V_{DD_33}						
V _{DDA_33}	Supply voltage	3.3 V	3	3.3	3.6	V
V _{DDA_33_AUX}						
DCID	DCI has elemping soil voltage (with 1 kg societar)	3.3 V	3	3.3	3.6	W
PCIR	PCI bus clamping rail voltage (with 1 $k\Omega$ resistor)	5 V	4.75	5	5.25	V

Applies for external input and bidirectional buffers. $V_1 < 0$ or $V_1 > V_{DD}$ or $V_1 > PCIR$. Applies for external input and bidirectional buffers. $V_0 < 0$ or $V_0 > V_{DD}$ or $V_0 > PCIR$.



Nominal Power Consumption

SCPS212B-MAY 2009-REVISED JULY 2009

DEVICES	POWER STATE ⁽¹⁾	VOLTS	AMPERES	WATTS
No downstream PCI devices	D0 idle	1.5	0.147	0.221
no downstream FCI devices	Do lale	3.3	0.062	0.205
		Totals:	0.209	0.426
One downstream PCI device	D0 idle	1.5	0.148	0.222
One downstream PCI device	Do lale	3.3	0.077	0.254
		Totals:	0.225	0.476
One downstream PCI device	D0 active	1.5	0.157	0.236
One downstream FCI device	Do active	3.3	0.165	0.545
		Totals:	0.322	0.780
		1.65	0.168	0.277
One downstream (max voltage)	D0 active	3.6	0.188	0.677
		Totals:	0.356	0.954

D0 idle power state: Downstream PCI device is in PCI state D0. Downstream device driver is loaded. Downstream device is not actively transferring data.

PCI Express Differential Transmitter Output Ranges

PARAMETER	TERMINALS	MIN	NOM	MAX	UNIT	COMMENTS
UI ⁽¹⁾ Unit interval	TXP, TXN	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for SSC dictated variations.
V _{TX-DIFF-PP} Differential peak-to-peak output voltage	TXP, TXN	0.8		1.2	V	$V_{TX-DIFF-PP} = 2^* V_{TXP} - V_{TXN} $
V _{TX-DIFF-PP-LOW} Low-power differential peak-to-peak TX voltage swing	TXP, TXN	0.4		1.2	V	$V_{TX-DIFF-PP} = 2^* V_{TXP} - V_{TXN} $
V _{TX-DE-RATIO-3.5dB} TX de-emphasis level ratio	TXP, TXN	3		4	dB	This is the ratio of the $V_{TX\text{-DIFF-PP}}$ of the second and following bits after a transition divided by the $V_{TX\text{-DIFF-PP}}$ of the first bit after a transition.
T _{TX-EYE} ^{(2) (3) (4)} Minimum TX eye width	TXP, TXN	0.75			UI	Does not include SSC or Ref _{CLK} jitter. Includes R_j at 10^{-12} .
T _{TX-EYE-MEDIAN-to-MAX-JITTER} ⁽²⁾ Maximum time between the jitter median and maximum deviation from the median	TXP, TXN			0.125	UI	Measured differentially at zero crossing points after applying the 2.5 GT/s clock recovery function.
T _{TX-RISE-FALL} (2) TX output rise/fall time	TXP, TXN	0.125			UI	Measured differentially from 20% to 80% of swing.
BW _{TX-PLL} ⁽⁵⁾ Maximum TX PLL bandwidth	TXP, TXN			22	MHz	Second order PLL jitter transfer bounding function.
BW _{TX-PLL-LO-3DB} ⁽⁵⁾⁽⁶⁾ Minimum TX PLL bandwidth	TXP, TXN	1.5			MHz	Second order PLL jitter transfer bounding function.
RL _{TX-DIFF} Tx package plus Si differential return loss	TXP, TXN	10			dB	
$\begin{array}{l} RL_{\text{Tx-CM}} \\ \text{Tx package plus Si common mode return} \\ \text{loss} \end{array}$	TXP, TXN	6			dB	Measured over 0.05–1.25 GHz range

- (1) SCC permits a 0, -5000 ppm modulation of the clock frequency at a modulation rate not to exceed 33 kHz.
- Measurements at 2.5 GT/s require a scope with at least 6.2 GHz bandwidth. 2.5 GT/s may be measured within 200 mils of Tx device's pins, although deconvolution is recommended.
- Transmitter jitter is measured by driving the transmitter under test with a low jitter "ideal" clock and connecting the DUT to a reference board.
- Transmitter raw jitter data must be convolved with a filtering function that represents the worst case CDR tracking BW. After the convolution process has been applied, the center of the resulting eye must be determined and used as a reference point for obtaining eye voltage and margins.
- The Tx PLL Bandwidth must lie between the min and max ranges given in the above table. PLL peaking must lie below the value listed above. Note: the PLL B/W extends from zero up to the value(s) specified in the above table.
- A single combination of PLL BW and peaking is specified for 2.5 GT/s implemenations. (6)

D0 active power state: Downstream PCI device is in PCI state D0. Downstream device driver is loaded. Downstream device is acitvely transferring data (worst case scenario).





PCI Express Differential Transmitter Output Ranges (continued)

PARAMETER	TERMINALS	MIN	NOM	MAX	UNIT	COMMENTS
Z _{TX-DIFF_DC} DC differential TX impedance	TXP, TXN	80		120	Ω	Low impedance defined during signaling.
V _{TX-CM-AC-P} ⁽⁷⁾ T _X AC common mode voltage	TXP, TXN			20	mV	
I _{TX-SHORT} Transmitter short-circuit current limit	TXP, TXN			90	mA	The total current transmitter can supply when shorted to ground.
V _{TX-DC-CM} Transmitter DC common-mode voltage	TXP, TXN	0		3.6	V	The allowed DC common-mode voltage at the transmitter pins under any conditions.
V _{TX-CM-DC-ACTIVE-IDLE-DELTA} Absolute delta of DC common mode voltage during L0 and electrical idle	TXP, TXN	0		100	mV	$\label{eq:total_potential} \begin{split} \text{VTX-CM-DC} - \text{VTX-CM-Idle-DC} & \leq 100 \text{ mV} \\ \text{V}_{\text{TX-CM-DC}} & = \text{DC}_{\text{(avg)}} \text{ of } \text{V}_{\text{TXP}} + \text{V}_{\text{TXN}} /2 \text{ [during L0]} \\ \text{V}_{\text{TX-CM-Idle-DC}} & = \text{DC}_{\text{(avg)}} \text{ of } \text{V}_{\text{TXP}} + \text{V}_{\text{TXN}} /2 \text{ [during electrical idle]} \\ \end{split}$
VTX-CM-DC-LINE-DELTA Absolute delta of DC common mode voltage between P and N	TXP, TXN	0		25	mV	$ \begin{aligned} V_{TXP\text{-}CM\text{-}DC} - V_{TXN\text{-}CM\text{-}DC} \leq & \text{5 mV when} \\ V_{TXP\text{-}CM\text{-}DC} = & DC_{(avg)} \text{ of } V_{TXP} \text{ [during L0]} \\ V_{TXN\text{-}CM\text{-}DC} = & DC_{(avg)} \text{ of } V_{TXN} \text{ [during L0]} \end{aligned} $
V _{T.X-IDLE-DIFF-AC-p} Electrical idle differential peak output voltage	TXP, TXN	0		20	mV	$V_{TX-IDLE-DIFFp} = V_{TXP-Idle} - V_{TXN-Idle} \le 20 \text{ mV}$
V _{TX-RCV-DETECT} The amount of voltage change allowed during receiver detection	TXP, TXN			600	mV	The total amount of voltage change that a transmitter can apply to sense whether a low impedance receiver is present.
T _{TX-IDLE-MIN} Minimum time spent in electrical idle	TXP, TXN	20			ns	Minimum time a transmitter must be in electrical idle.
T _{TX-IDLE-SET-TO-IDLE} Maximum time to transition to a valid electrical idle after sending an EIOS	TXP, TXN			8	ns	After sending the required number of EIOSs, the transmitter must meet all electrical idle specifications within this time. This is measured from the end of the last EIOS to the transmitter in electrical idle.
T _{TX-IDLE-TO-DIFF-DATA} Maximum time to transition to a valid diff signaling after leaving electrical idle	TXP, TXN			8	ns	Maximum time to transistion to valid diff signaling after leaving electrical idle. This is considered a debounce time to the Tx.
C _{TX} AC coupling capacitor	TXP, TXN	75		200	nF	All transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself.

⁽⁷⁾ Measurement is made over at least 10 UI.

7.5 PCI Express Differential Receiver Input Ranges

PARAMETER	TERMINALS	MIN	NOM	MAX	UNIT	COMMENTS
UI ⁽¹⁾ Unit interval	RXP, RXN	399.88		400.12	ps	Each UI is 400 ps ±300 ppm. UI does not account for SSC dictated variations.
V _{RX-DIFF-PP-CC} (2) Differential input peak-to-peak voltage	RXP, RXN	0.175		1.200	V	$V_{RX-DIFFp-p} = 2^* V_{RXP} - V_{RXN} $
T _{RX-EYE} (2) (3) Minimum receiver eye width	RXP, RXN	0.4			UI	The maximum interconnect media and transmitter jitter that can be tolerated by the receiver is derived as $T_{RX\text{-MAX-JITTER}} = 1 - T_{RX\text{-EYE}} = 0.6 \text{ UI}$
T _{RX-EYE-MEDIAN-to-MAX-JITTER} ⁽²⁾⁽³⁾ Maximum time between the jitter median and maximum deviation from the median	RXP, RXN			0.3	UI	Jitter is defined as the measurement variation of the crossing points ($V_{RX\text{-DIFFp-p}} = 0$ V) in relation to recovered TX UI. A recovered TX UI is calculated over 3500 consecutive UIs of sample data. Jitter is measured using all edges of the 250 consecutive UIs in the center of the 3500 UIs used for calculating the TX UI.

- (1) No test load is necessarily associated with this value.
- (2) Specified at the measurement point and measured over any 250 consecutive UIs. A test load must be used as the RX device when taking measurements. If the clocks to the RX and TX are not derived from the same reference clock, then the TX UI recovered from 3500 consecutive UIs is used as a reference for the eye diagram.
- (3) A TRX-EYE = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total UI jitter budget collected over any 250 consecutive TX UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, then the TX UI recovered from 3500 consecutive UIs must be used as the reference for the eye diagram.

SCPS212B-MAY 2009-REVISED JULY 2009



PCI Express Differential Receiver Input Ranges (continued)

PARAMETER	TERMINALS	MIN	NOM	MAX	UNIT	COMMENTS
BW _{RX-PLL-HI} ⁽⁴⁾ Maximum Rx PLL bandwidth	RXP, RXN			22	MHz	Second order PLL jitter transfer bounding function.
BW _{RX-PLL-LO-3DB} (4) Minimum Rx PLL for 3 dB peaking	RXP, RXN	1.5			MHz	Second order PLL jitter transfer bounding function.
V _{RX-CM-AC-P} ⁽²⁾ AC peak common mode input voltage	RXP, RXN			150	mV	$\begin{aligned} & V_{\text{RX-CM-AC-P}} = \text{RMS}(V_{\text{RXP}} + V_{\text{RXN}} /2 - V_{\text{RX-CM-DC}}) \\ & V_{\text{RX-CM-DC}} = DC_{(\text{avg})} \text{ of } V_{\text{RXP}} + V_{\text{RXN}} /2. \end{aligned}$
RL _{RX-DIFF} ⁽⁵⁾ Differential return loss	RXP, RXN	10			dB	Measured over 50 MHz to 1.25 GHz with the P and N lines biased at +300 mV and -300 mV, respectively.
RL _{RX-CM} ⁽⁵⁾ Common mode return loss	RXP, RXN	6			dB	Measured over 50 MHz to 1.25 GHz with the P and N lines biased at +300 mV and -300 mV, respectively.
Z _{RX-DIFF-DC} (6) DC differential input impedance	RXP, RXN	80		120	Ω	RX dc differential mode impedance
Z _{RX-DC} ^{(5) (6)} DC input impedance	RXP, RXN	40		60	Ω	Required RXP as well as RXN dc impedance (50 Ω ±20% tolerance).
Z _{RX-HIGH-IMP-DC-POS} ⁽⁷⁾ DC input CM input impedance for V > 0 during reset or powerdown	RXP, RXN	50			kΩ	Rx DC CM impedance with the Rx terminations not powered, measured over the range 0 to 200 mV with respect to ground.
Z _{RX-HIGH-IMP-DC-NEG} (7) DC input CM input impedance for V > 0 during reset or powerdown	RXP, RXN	1			kΩ	Rx DC CM impedance with the Rx terminations not powered, measured over the range 0 to 200 mV with respect to ground.
V _{RX-IDLE-DET-DIFFp-p} Electrical idle detect threshold	RXP, RXN	65		175	mV	$V_{RX-IDLE-DET-DIFFp-p} = 2* V_{RXP} - V_{RXN} $ measured at the receiver package terminals
T _{RX-IDLE-DET-DIFF-ENTER-TIME} Unexpected electrical idle enter detect threshold integration time	RXP, RXN			10	ms	An unexpected electrical idle $(V_{RX-DIFFp-p} < V_{RX-IDLE-DET-DIFFp-p})$ must be recognized no longer than $T_{RX-IDLE-DET-DIFF-ENTER-TIME}$ to signal an unexpected idle condition.

- A single PLL bandwidth and peaking value of 1.5 to 22 MHz and 3 dB are defined.
- The receiver input impedance results in a differential return loss greater than or equal to 15 dB with the P line biased to 300 mV and the N line biased to .300 mV and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements for is 50. to ground for both the P and N line (i.e., as measured by a Vector Network Analyzer with 50-. probes). The series capacitors CTX is optional for the return loss measurement.
- (6) Impedance during all link training status state machine (LTSSM) states. When transitioning from a PCI Express reset to the detect state (the initial state of the LTSSM) there is a 5-ms transition time before receiver termination values must be met on the unconfigured lane of a port.
- $(7) \quad Z_{RX\text{-HIGH-IMP-DC-NEG}} \text{ and } Z_{RX\text{-HIGH-IMP-DC-POS}} \text{ are defined respectively for negative and postive voltages at the input of the receiver.}$

PCI Express Differential Reference Clock Input Ranges⁽¹⁾ 7.6

PARAMETER	TERMINALS	MIN	NOM	MAX	UNIT	COMMENTS
f _{IN-DIFF} Differential input frequency	REFCLK+ REFCLK-		100		MHz	The input frequency is 100 MHz + 300 ppm and –2800 ppm including SSC-dictated variations.
f _{IN-SE} Single-ended input frequency	REFCLK+		125		MHz	The input frequency is 125 MHz + 300 ppm and –300 ppm.
V _{RX-DIFFp-p} Differential input peak-to-peak voltage	REFCLK+ REFCLK-	-0.30		1.150	V	$V_{RX-DIFFp-p} = 2^* V_{REFCLK+} - V_{REFCLK-} $
V _{IH-SE}	REFCLK+	0.7 V _{DDA_33}		V _{DDA_33}	V	Single-ended, reference clock mode high-level input voltage
V _{IL-SE}	REFCLK+	0		0.3 V _{DDA_33}	V	Single-ended, reference clock mode low-level input voltage
V _{RX-CM-ACp} AC peak common mode input voltage	REFCLK+ REFCLK-			140	mV	
Duty cycle	REFCLK+ REFCLK-	40%		60%		Differential and single-ended waveform input duty cycle
Z _{C-DC} Clock source DC impedance	REFCLK+ REFCLK-	40		60	Ω	REFCLK± dc differential mode impedance

⁽¹⁾ The XIO2001 is compliant with the defined system jitter models for a PCI-Express reference clock and associated TX/RX link. Any usage of the XIO2001 in a system configuration that does not conform to the defined system jitter models requires the system designer to validate the system jitter budgets.





PCI Express Differential Reference Clock Input Ranges (continued)

PARAMETER	TERMINALS	MIN I	NOM	MAX	UNIT	COMMENTS
Z _{RX-DC} DC input impedance	REFCLK+ REFCLK-		20		kΩ	REFCLK+ dc single-ended mode impedance

PCI Bus Electrical Characteristics (1) 7.7

over recommended operating conditions

	PARAMETER	OPERATION	TEST CONDITIONS	MIN	MAX	UNIT
V	High-level input voltage ⁽²⁾	PCIR = 3.3 V		$0.5 \times V_{DD_33}$	PCIR + 0.5	V
V _{IH}	nigri-level iriput voltage —	PCIR = 5 V		2.0	PCIR + 0.5	V
M	L (2)	PCIR = 3.3 V		-0.5	$0.3 \times V_{DD_33}$	V
V_{IL}	Low-level input voltage (2)	PCIR = 5 V		-0.5	0.8	V
VI	Input voltage			0	PCIR	V
Vo	Output voltage ⁽³⁾			0	V _{DD_33}	V
t _t	Input transition time (t _{rise} and t _{fall})			1	4	ns
V	High lovel output valtage	PCIR = 3.3 V	$I_{OH} = -500 \mu A$	$0.9 \times V_{DD_33}$		V
V _{OH}	High-level output voltage	PCIR = 5 V	$I_{OH} = -2 \text{ mA}$	2.4		V
V	Low lovel output voltage	PCIR = 3.3 V	I _{OH} = 1500 μA		$0.1 \times V_{DD_33}$	V
V _{OL}	Low-level output voltage	PCIR = 5 V	I _{OH} = 6 mA		0.55	V
	High impodence output ourrent(2)	PCIR = 3.3 V			±10	
l _{OZ}	High-impedance, output current ⁽³⁾	PCIR = 5 V			±70	μΑ
	loguit gurrant	PCIR = 3.3 V			±10	
II	Input current	PCIR = 5 V			±70	μΑ

⁽¹⁾ This table applies to CLK, CLKOUT6:0, AD31:0, C/BE[3:0], $\overline{\text{DEVSEL}}$, $\overline{\text{FRAME}}$, $\overline{\text{GNT5:0}}$, $\overline{\text{INTD:A}}$, $\overline{\text{IRDY}}$, PAR, $\overline{\text{PERR}}$, $\overline{\text{REQ5:0}}$, $\overline{\text{PRST}}$, SERR, STOP, TRDY, SERIRQ, M66EN, and LOCK terminals.

3.3-V I/O Electrical Characteristics (1)

over recommended operating conditions

	PARAMETER	OPERATION	TEST CONDITIONS	MIN	MAX	UNIT
V _{IH}	High-level input voltage (2)	V _{DD_33}		0.7 V _{DD_33}	V _{DD_33}	V
V_{IL}	VIL Low-level input voltage (2)	V _{DD_33}		0	0.3 V _{DD_33}	V
VI	Input voltage			0	V_{DD_33}	V
Vo	Output voltage ⁽³⁾			0	V _{DD_33}	V
t _t	Input transition time (t _{rise} and t _{fall})			0	25	ns
V _{hys}	Input hysteresis (4)				0.13 V _{DD_33}	V
V _{OH}	High-level output voltage	V _{DD_33}	$I_{OH} = -4 \text{ mA}$	0.8 V _{DD_33}		V
V _{OL}	Low-level output voltage	V _{DD_33}	I _{OL} = 4 mA		0.22 V _{DD_33}	V
l _{OZ}	High-impedance, output current (3)	V _{DD_33}	$V_I = 0$ to V_{DD_33}		±20	μΑ
I _{OZP}	High-impedance, output current with internal pullup or pulldown resistor ⁽¹⁾	V _{DD_33}	$V_I = 0$ to V_{DD_33}		±100	μΑ
I _I	Input current ⁽⁵⁾	V _{DD_33}	$V_I = 0$ to V_{DD_33}		±1	μΑ

⁽¹⁾ Applies to GRST (pullup), EXT_ARB_EN (pulldown), CLKRUN_EN (pulldown), and most GPIO (pullup).

Applies to external inputs and bidirectional buffers.

Applies to external outputs and bidirectional buffers.

Applies to external inputs and bidirectional buffers.

Applies to external outputs and bidirectional buffers.
Applies to PERST, GRST, and PME.

Applies to external input buffers.



PCI Bus Timing Requirements⁽¹⁾

over recommended operating conditions

PARAMETER		TEST CONDITION	33 MHz		66 MHz		LINUT
		TEST CONDITION	MIN	MAX	MIN	MAX	UNIT
t _{pd}	CLK to shared signal valid propagation delay time	C _L = 50 pF		11			ns
		C _L = 30 pF				6	
	CLK to shared signal invalid propagation delay time	C _L = 50 pF	2				
		C _L = 30 pF			1		
t _{ON}	tEnable time, high-impedance-to-active delay time from CLK	C _L = 50 pF	2				ns
		C _L = 30 pF			1		
t _{OFF}	Disable time, active-to-high-impedance delay time from CLK	C _L = 50 pF		28			
		C _L = 30 pF				14	ns
t _{su}	Setup time on shared signals before CLK valid (rising edge)		7		3		ns
t _h	Hold time on shared signals after CLK valid (rising edge)		0		0		ns

⁽¹⁾ The PCI shared signals are AD31:0, C/BE[3:0], FRAME, TRDY, IRDY, STOP, IDSEL, DEVSEL, LOCK, SERIRQ, PAR, PERR, SERR, and CLKRUN.

7.10 ZGU Thermal Characteristics⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
θ _{JA}	Junction-to-free-air thermal resistance	Low-K JEDEC test board, 1s (single signal layer), no air flow	85			°C/W	
		High-K JEDEC test board, 2s2p (double signal layer, double buried power plane), no air flow		48.3			
θ_{JC}	Junction-to-case thermal resistance	Cu cold plate measurement process		8.5		°C/W	
θ_{JB}	Junction-to-board thermal resistance	EIA/JESD 51-8		25.4		°C/W	
ΨЈТ	Junction-to-top of package	EIA/JESD 51-2		0.5		°C/W	
ΨЈВ	Junction-to-board	EIA/JESD 51-6		24		°C/W	
T _A	Operating ambient temperature range	XIO2001ZGU	0		70	°C	
		XIO2001IZGU	-40		85		
TJ	Virtual junction temperature	XIO2001ZGU	0		105	- °C	
		XIO2001IZGU	-40		105		

⁽¹⁾ For more details, refer to TI application note IC Package Thermal Metrics (SPRA953).




7.11 Parameter Measurement Information PCI Bus


LOAD CIRCUIT PARAMETERS

	TIMING RAMETER	C _{LOAD} † (pF)	I _{OL} (mA)	I _{OH} (mA)	V _{LOAD} (V)	
+	^t PZH	30/50	12	- 12	0	
ten	t _{PZL}			- 12	3	
	t _{PHZ}	00/50	12	10	1.5	
^t dis	tpLZ	30/50	12	- 12	1.5	
tpd		30/50	12	- 12	‡	


 $^{^\}dagger \, C_{LOAD}$ includes the typical load-circuit distributed capacitance.


$$\ddagger \frac{V_{LOAD} - V_{OL}}{I_{OL}}$$
 = 50 $\Omega,$ where V_{OL} = 0.6 V, I_{OL} = 12 mA














VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- A. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by pulse generators having the following characteristics: PRR = 1 MHz, $Z_0 = 50 \ \Omega$, $t_r \le 6 \ ns$.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. For t_{PLZ} and $t_{\text{PHZ}},\,V_{\text{OL}}$ and V_{OH} are measured values.

Figure 7-1. Load Circuit And Voltage Waveforms

Submit Documentation Feedback






Figure 7-2. CLK Timing Waveform




Figure 7-3. PRST Timing Waveforms




Figure 7-4. Shared Signals Timing Waveforms

8 Glossary

ACRONYM	DEFINTION
BIST	Built-in slef test
ECRC	End-to-end cyclic redundancy code
EEPROM	Electrically erasable programmable read-only memory
GP	General purpose
GPIO	General-purpose input output
ID	Identification
IF	Interface
IO	Input output
I2S	Inter IC sound
LPM	Link power management

126 Glossary Submit Documentation Feedback



SCPS212B-MAY 2009-REVISED JULY 2009



www.ti.com

LSB Least significant bit MSB Most significant bit

MSI Message signaled interrupts
PCI Peripheral component interface
PME PCI power management event

QoS Quality-of-service

RX Receive

SCL Serial-bus clock
SDA Serial-bus data
TC Traffic class

TLP Transaction layer packet or protocol

TX Transmit

VC Virtual channel

WRR Weighted round-robin

Submit Documentation Feedback Glossary 127

XIO2001 PCI Express™ to PCI Bus Translation Bridge

SCPS212B-MAY 2009-REVISED JULY 2009




www.ti.com

9 **Mechanical Data**

The XIO2001/XIO2001I devices are available in the 144-ball lead-free (Pb atomic number 82) Microstar BGA package (ZAJ), or the 169-ball lead-free (Pb atomic number 82) MicroStar BGA package (ZGU). The following figures show the mechanical dimensions for the packages.

ZGU (S-PBGA-N169)

PLASTIC BALL GRID ARRAY




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Micro Star BGA configuration
- D. This is a lead-free solder ball design.



ZAJ (S-PBGA-N144)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. This is a Pb-free solder ball design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated