


**SONY****CXP922032****CMOS 16-bit Single Chip Microcomputer****Description**

The CXP922032 is a CMOS 16-bit microcomputer integrating on a single chip an A/D converter, serial interface, timer, remote control receive circuit, PWM output circuit, and as well as basic configurations like a 16-bit CPU, ROM, RAM, and I/O port.

This LSI also provides the sleep/stop functions that enable lower power consumption.

100 pin QFP (Plastic)

**Features**


- An efficient instruction set as a controller
  - Direct addressing, numerous abbreviated forms, multiplication and division instructions
- Instruction sets for C language and RTOS
  - Highly quadratic instruction system, general-purpose register of eight 16-bit × 16-bank configuration
- Minimum instruction cycle      100ns/20MHz operation (3.0 to 5.5V)  
                                                  167ns/12MHz operation (2.7 to 5.5V)
- Incorporated ROM capacity      128K bytes
- Incorporated RAM capacity      7680 bytes
- Peripheral functions
  - A/D converter                      8-bit 8 analog input, successive approximation system (Conversion time: 12.4μs at 20MHz)
  - Serial interface                    Asynchronous serial interface (Simple UART)  
                                                  128-byte buffer RAM, 3 channels
  - Timers                                8-bit timer/counter, 2 channels (with timing output)  
                                                  16-bit capture timer/counter (with timing output)  
                                                  16-bit timer, 4 channels
  - Remote control receive circuit   8-bit pulse measurement counter, 8-stage FIFO
  - PWM output circuit                14-bit, 1 channel
- Interruption                        24 factors, 24 vectors, multi-interruption and priority selection possible
- Standby mode                        Sleep/stop
- Package                                100-pin plastic QFP
- Piggy/evaluation chip               CXP922000
- One-time PROM incorporated version   CXP922P032

**Structure**


Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



# Pin Assignment (Top View) 100-pin QFP package



- Notes)**
1. Do not make any connections to NC (Pin 88).
  2. Vss (Pins 15, 41, 64 and 90) must be connected to GND.
  3. VDD (Pins 44 and 89) must be connected to VDD.

# Pin Functions

| Symbol                  | I/O                         | Functions                                                                                                                                                                                                             |                                          |                                                |
|-------------------------|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|------------------------------------------------|
| PA0 to PA7              | I/O                         | (Port A)<br>8-bit I/O port.<br>I/O can be specified in 1-bit units.<br>Pull-up resistor is present or not through program in 4-bit units.<br>(8 pins)                                                                 |                                          |                                                |
| PB0 to PB7              | I/O                         | (Port B)<br>8-bit I/O port.<br>I/O can be specified in 1-bit units.<br>Pull-up resistor is present or not through program in 4-bit units.<br>(8 pins)                                                                 |                                          |                                                |
| PC0 to PC7              | I/O                         | (Port C)<br>8-bit I/O port.<br>I/O can be specified in 1-bit units.<br>Pull-up resistor is present or not through program in 4-bit units.<br>(8 pins)                                                                 |                                          |                                                |
| PD0 to PD7              | I/O                         | (Port D)<br>8-bit I/O port.<br>I/O can be specified in 1-bit units.<br>Pull-up resistor is present or not through program in 4-bit units.<br>Can drive 12mA sink current (V <sub>DD</sub> = 4.5 to 5.5V).<br>(8 pins) |                                          |                                                |
| PE0 to PE7              | I/O                         | (Port E)<br>8-bit I/O port.<br>I/O can be specified in 1-bit units.<br>Pull-up resistor is present or not through program in 4-bit units.<br>Can drive 12mA sink current (V <sub>DD</sub> = 4.5 to 5.5V).<br>(8 pins) |                                          |                                                |
| PF0/INT0<br>to PF4/INT4 | Input / Input               | (Port F)<br>8-bit port.<br>Lower 6 bits are for input;<br>upper 2 bits are for output.<br>(6 pins)                                                                                                                    | External interrupt inputs.<br>(4 pins)   |                                                |
| PF5/ $\overline{NMI}$   | Input / Input               |                                                                                                                                                                                                                       | Non-maskable interrupt input.            |                                                |
| PF6/TO0                 | Output / Output             |                                                                                                                                                                                                                       | 8-bit timer/counter output.              |                                                |
| PF7/TO1/<br>PWM         | Output / Output /<br>Output |                                                                                                                                                                                                                       | 16-bit capture timer/<br>counter output. | 14-bit PWM output.                             |
| AN0 to AN3              | Input                       | Analog input for A/D converter.<br>(4 pins)                                                                                                                                                                           |                                          |                                                |
| PG0/AN4<br>to PG3/AN7   | I/O / Input                 | (Port G)<br>8-bit I/O port.<br>I/O can be specified in 1-bit units.<br>Pull-up resistor is present or not through<br>program in 4-bit units.<br>(8 pins)                                                              |                                          | Analog input for A/D<br>converter.<br>(4 pins) |
| PG4 to PG7              | I/O                         |                                                                                                                                                                                                                       |                                          |                                                |
| $\overline{CS0}$        | Input                       | Serial chip select (CH0) input.                                                                                                                                                                                       |                                          |                                                |
| SI0                     | Input                       | Serial data (CH0) input.                                                                                                                                                                                              |                                          |                                                |
| SO0                     | Output                      | Serial data (CH0) output.                                                                                                                                                                                             |                                          |                                                |
| $\overline{SCK0}$       | I/O                         | Serial clock (CH0) I/O.                                                                                                                                                                                               |                                          |                                                |

| Symbol                                                          | I/O          | Functions                                                                                                                                                                         |                                                                             |
|-----------------------------------------------------------------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|
| PH0/ $\overline{\text{CS1}}$                                    | I/O / Input  | (Port H)<br>8-bit I/O port.<br>I/O can be specified in 1-bit units.<br>Pull-up resistor is present or not through program in 4-bit units.<br>(8 pins)                             | Serial chip select (CH1) input.                                             |
| PH1/SI1                                                         | I/O / Input  |                                                                                                                                                                                   | Serial data (CH1) input.                                                    |
| PH2/SO1                                                         | I/O / Output |                                                                                                                                                                                   | Serial data (CH1) output.                                                   |
| PH3/ $\overline{\text{SCK1}}$                                   | I/O / I/O    |                                                                                                                                                                                   | Serial clock (CH1) I/O.                                                     |
| PH4/ $\overline{\text{CS2}}$                                    | I/O / Input  |                                                                                                                                                                                   | Serial chip select (CH2) input.                                             |
| PH5/SI2                                                         | I/O / Input  |                                                                                                                                                                                   | Serial data (CH2) input.                                                    |
| PH6/SO2                                                         | I/O / Output |                                                                                                                                                                                   | Serial data (CH2) output.                                                   |
| PH7/ $\overline{\text{SCK2}}$                                   | I/O / I/O    |                                                                                                                                                                                   | Serial clock (CH2) I/O.                                                     |
| PI0/TxD                                                         | I/O / Output | (Port I)<br>8-bit I/O port.<br>I/O can be specified in 1-bit units.<br>Pull-up resistor is present or not through program in 4-bit units.<br>(8 pins)                             | UART transmission data output.                                              |
| PI1/RxD                                                         | I/O / Input  |                                                                                                                                                                                   | UART reception data input.                                                  |
| PI2 to PI3                                                      | I/O          |                                                                                                                                                                                   |                                                                             |
| PI4/ $\overline{\text{EC0}}$                                    | I/O / Input  |                                                                                                                                                                                   | External event input for 8-bit timer/counter.                               |
| PI5/ $\overline{\text{EC1}}$                                    | I/O / Input  |                                                                                                                                                                                   | External event input for 16-bit capture timer/counter.                      |
| PI6/CINT                                                        | I/O / Input  |                                                                                                                                                                                   | External capture input for 16-bit capture timer/counter.                    |
| PI7/RMC                                                         | I/O / Input  |                                                                                                                                                                                   | Remote control receive circuit input.                                       |
| PJ0/ $\overline{\text{KS0}}$<br>to PJ6/ $\overline{\text{KS6}}$ | I/O / Input  | (Port J)<br>7-bit I/O port.<br>I/O can be specified in 1-bit units.<br>Pull-up resistor is present or not through program in lower 4-bit units and upper 3-bit units.<br>(7 pins) | Standby release input function can be specified in 1-bit units.<br>(7 pins) |
| EXTAL                                                           | Input        | Connects a crystal for system clock oscillation.<br>(When the clock is supplied externally, input it to EXTAL and input an opposite phase clock to XTAL.)                         |                                                                             |
| XTAL                                                            |              |                                                                                                                                                                                   |                                                                             |
| $\overline{\text{RST}}$                                         | Input        | System reset. Active at "L" level.                                                                                                                                                |                                                                             |
| AV <sub>DD</sub>                                                |              | Positive power supply for A/D converter.                                                                                                                                          |                                                                             |
| AV <sub>REF</sub>                                               | Input        | Reference voltage input for A/D converter.                                                                                                                                        |                                                                             |
| AV <sub>SS</sub>                                                |              | GND for A/D converter.                                                                                                                                                            |                                                                             |
| V <sub>DD</sub>                                                 |              | Positive power supply.<br>(Connect both V <sub>DD</sub> pins to positive power supply.)                                                                                           |                                                                             |
| V <sub>SS</sub>                                                 |              | GND<br>(Connect all four V <sub>SS</sub> pins to GND.)                                                                                                                            |                                                                             |
| NC                                                              |              | NC.<br>(Do not make any connection to NC.)                                                                                                                                        |                                                                             |

I/O Circuit Format for Pins





| Pin        | Circuit format                                                                                                                                                                | After a reset |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| PA0 to PA7 | <p>* Pull-up transistor<br/>approximately 100kΩ (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>approximately 150kΩ (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p> | Hi-Z          |
| PB0 to PB7 | <p>* Pull-up transistor<br/>approximately 100kΩ (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>approximately 150kΩ (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p> | Hi-Z          |
| PC0 to PC7 | <p>* Pull-up transistor<br/>approximately 100kΩ (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>approximately 150kΩ (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p> | Hi-Z          |

| Pin                                | Circuit format                                                                                                                                                                                                                                                                                                                                                        | After a reset |
|------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| PD0 to PD7                         | <p>*1 Pull-up transistor<br/>approximately 100k<math>\Omega</math> (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>approximately 150k<math>\Omega</math> (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p> <p>*2 Large current drive<br/>12mA (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>4.5mA (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p> | Hi-Z          |
| PE0 to PE7                         | <p>*1 Pull-up transistor<br/>approximately 100k<math>\Omega</math> (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>approximately 150k<math>\Omega</math> (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p> <p>*2 Large current drive<br/>12mA (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>4.5mA (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p> | Hi-Z          |
| PF0/INT0<br>to PF4/INT4<br>PF5/NMI | <p>CMOS Schmitt input</p>                                                                                                                                                                                                                                                                                                                                             | Hi-Z          |

| Pin             | Circuit format | After a reset                                                                            |
|-----------------|----------------|------------------------------------------------------------------------------------------|
| PF6/TO0         |                | "H" level                                                                                |
| PF7/TO1/<br>PWM |                | "H" level<br>("H" level at ON<br>resistance of<br>pull-up transistor<br>during a reset.) |
| AN0 to AN3      |                | Hi-Z                                                                                     |





| Pin                   | Circuit format                                                                                                                                                                                                                                                                                                                                                                                         | After a reset |
|-----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| PG0/AN4<br>to PG3/AN7 | <p>PUL1 register<br/>"0" after a reset</p> <p>PG register<br/>Undefined after a reset</p> <p>PGD register<br/>"0" after a reset</p> <p>PGSL register<br/>"0" after a reset</p> <p>Internal data bus<br/>RD</p> <p>A/D converter</p> <p>Input multiplexer</p> <p>* Pull-up transistor<br/>approximately 100kΩ (V<sub>DD</sub> = 4.5 to 5.5V)<br/>approximately 150kΩ (V<sub>DD</sub> = 3.0 to 3.6V)</p> | Hi-Z          |
| PG4 to PG7            | <p>PUL1 register<br/>"0" after a reset</p> <p>PG register<br/>Undefined after a reset</p> <p>PGD register<br/>"0" after a reset</p> <p>Internal data bus<br/>RD</p> <p>* Pull-up transistor<br/>approximately 100kΩ (V<sub>DD</sub> = 4.5 to 5.5V)<br/>approximately 150kΩ (V<sub>DD</sub> = 3.0 to 3.6V)</p>                                                                                          | Hi-Z          |

| Pin                                                                                                                          | Circuit format                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | After a reset                      |
|------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|
| $\overline{\text{CS0}}$<br>$\text{SI0}$                                                                                      |  <p>CMOS Schmitt input</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Hi-Z                               |
| SO0                                                                                                                          |  <p>SO0 output enable</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Hi-Z                               |
| $\overline{\text{SCK0}}$                                                                                                     |  <p>CMOS Schmitt input</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | "H" level<br>(Hi-Z during a reset) |
| PH0/ $\overline{\text{CS1}}$<br>PH1/ $\overline{\text{SI1}}$<br>PH4/ $\overline{\text{CS2}}$<br>PH5/ $\overline{\text{SI2}}$ |  <p>PUL1 register<br/>"0" after a reset</p> <p>PH register<br/>Undefined after a reset</p> <p>PHD register<br/>"0" after a reset</p> <p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p><math>\overline{\text{CS1}}</math>, <math>\overline{\text{SI1}}</math>, <math>\overline{\text{CS2}}</math>, <math>\overline{\text{SI2}}</math></p> <p>* Pull-up transistor<br/>approximately 100k<math>\Omega</math> (<math>V_{DD}</math> = 4.5 to 5.5V)<br/>approximately 150k<math>\Omega</math> (<math>V_{DD}</math> = 3.0 to 3.6V)</p> | Hi-Z                               |

| Pin                                  | Circuit format                                                                                                                                                                                                    | After a reset |
|--------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| PH2/SO1<br>PH6/SO2                   | <p>* Pull-up transistor<br/>approximately 100k<math>\Omega</math> (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>approximately 150k<math>\Omega</math> (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p> | Hi-Z          |
| PH3/ <u>SCK1</u><br>PH7/ <u>SCK2</u> | <p>* Pull-up transistor<br/>approximately 100k<math>\Omega</math> (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>approximately 150k<math>\Omega</math> (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p> | Hi-Z          |
| PI0/TxD                              | <p>* Pull-up transistor<br/>approximately 100k<math>\Omega</math> (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>approximately 150k<math>\Omega</math> (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p> | Hi-Z          |

| Pin                                                             | Circuit format                                                                                                                                                                                                                                                                                                                                     | After a reset |
|-----------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| PI1/RxD<br>PI4/EC0<br>PI5/EC1<br>PI6/CINT<br>PI7/RMC            | <p>Internal data bus</p> <p>RD</p> <p>RxD, <math>\overline{\text{EC0}}</math>, <math>\overline{\text{EC1}}</math>, CINT, RMC</p> <p>* Pull-up transistor<br/>approximately 100k<math>\Omega</math> (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>approximately 150k<math>\Omega</math> (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p> | Hi-Z          |
| PI2 to PI3                                                      | <p>Internal data bus</p> <p>RD</p> <p>* Pull-up transistor<br/>approximately 100k<math>\Omega</math> (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>approximately 150k<math>\Omega</math> (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p>                                                                                               | Hi-Z          |
| PJ0/ $\overline{\text{KS0}}$<br>to PJ6/ $\overline{\text{KS6}}$ | <p>Internal data bus</p> <p>RD</p> <p>Standby release</p> <p>* Pull-up transistor<br/>approximately 100k<math>\Omega</math> (<math>V_{DD} = 4.5</math> to <math>5.5V</math>)<br/>approximately 150k<math>\Omega</math> (<math>V_{DD} = 3.0</math> to <math>3.6V</math>)</p>                                                                        | Hi-Z          |

| Pin                     | Circuit format                                                                                                                                                                                                                                                                                       | After a reset                 |
|-------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|
| EXTAL<br>XTAL           |  <ul style="list-style-type: none"><li>• Diagram shows circuit configuration during oscillation.</li><li>• Feedback resistor is removed during stop mode, and XTAL is driven at "H" level.</li></ul>               | Oscillation                   |
| $\overline{\text{RST}}$ |  <p>CMOS Schmitt input</p> <p>* Pull-up transistor<br/>approximately 300k<math>\Omega</math> (<math>V_{DD} = 4.5</math> to 5.5V)<br/>approximately 500k<math>\Omega</math> (<math>V_{DD} = 3.0</math> to 3.6V)</p> | "L" level<br>(during a reset) |

## Absolute Maximum Ratings

(V<sub>SS</sub> = 0V reference)

| Item                            | Symbol            | Rating                                 | Unit | Remarks                                                      |
|---------------------------------|-------------------|----------------------------------------|------|--------------------------------------------------------------|
| Supply voltage                  | V <sub>DD</sub>   | −0.3 to +7.0                           | V    |                                                              |
|                                 | AV <sub>DD</sub>  | AV <sub>SS</sub> to +7.0* <sup>1</sup> | V    |                                                              |
|                                 | AV <sub>REF</sub> | AV <sub>SS</sub> to +7.0               | V    |                                                              |
|                                 | AV <sub>SS</sub>  | −0.3 to +0.3                           | V    |                                                              |
| Input voltage                   | V <sub>IN</sub>   | −0.3 to +7.0* <sup>2</sup>             | V    |                                                              |
| Output voltage                  | V <sub>OUT</sub>  | −0.3 to +7.0* <sup>2</sup>             | V    |                                                              |
| High level output current       | I <sub>OH</sub>   | −5                                     | mA   | Output (value per pin)                                       |
| High level total output current | ΣI <sub>OH</sub>  | −50                                    | mA   | Total for all output pins                                    |
| Low level output current        | I <sub>OL</sub>   | 15                                     | mA   | All pins excluding large current output pins (value per pin) |
|                                 | I <sub>OLC</sub>  | 20                                     | mA   | Large current output pins* <sup>3</sup> (value per pin)      |
| Low level total output current  | ΣI <sub>OL</sub>  | 130                                    | mA   | Total for all output pins                                    |
| Operating temperature           | T <sub>opr</sub>  | −20 to +75                             | °C   |                                                              |
| Storage temperature             | T <sub>stg</sub>  | −55 to +150                            | °C   |                                                              |
| Allowable power dissipation     | P <sub>D</sub>    | 600                                    | mW   | QFP-100P-L01                                                 |

\*<sup>1</sup> AV<sub>DD</sub> must be the same voltage.

\*<sup>2</sup> V<sub>IN</sub> and V<sub>OUT</sub> must not exceed V<sub>DD</sub> + 0.3V.

\*<sup>3</sup> The large current drive transistor is N-ch transistor of PD and PE.

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

## Recommended Operating Conditions

(V<sub>SS</sub> = 0V reference)

| Item                     | Symbol            | Min.               | Max.                  | Unit | Remarks                                                                    |                                                                     |
|--------------------------|-------------------|--------------------|-----------------------|------|----------------------------------------------------------------------------|---------------------------------------------------------------------|
| Supply voltage           | V <sub>DD</sub>   | 3.0                | 5.5                   | V    | f <sub>EX</sub> = 20MHz or less                                            | Guaranteed operation range for 2, 4 and 8 frequency dividing clocks |
|                          |                   | 2.7                | 5.5                   | V    | f <sub>EX</sub> = 12MHz or less                                            |                                                                     |
|                          |                   | 2.7                | 5.5                   | V    | Guaranteed operation range for 1/16 frequency dividing clock or sleep mode |                                                                     |
|                          |                   | 2.5                | 5.5                   | V    | Guaranteed data hold range during stop mode                                |                                                                     |
|                          | AV <sub>DD</sub>  | 2.7                | 5.5                   | V    | *1                                                                         |                                                                     |
|                          | AV <sub>REF</sub> | 2.7                | 5.5                   | V    |                                                                            |                                                                     |
| High level input voltage | V <sub>IH</sub>   | 0.7V <sub>DD</sub> | V <sub>DD</sub>       | V    | *2, *4                                                                     |                                                                     |
|                          |                   | 0.8V <sub>DD</sub> | V <sub>DD</sub>       | V    | *2, *5                                                                     |                                                                     |
|                          | V <sub>IHS</sub>  | 0.8V <sub>DD</sub> | V <sub>DD</sub>       | V    | CMOS Schmitt input*3                                                       |                                                                     |
|                          | V <sub>IHEX</sub> | 0.7V <sub>DD</sub> | V <sub>DD</sub> + 0.3 | V    | EXTAL                                                                      |                                                                     |
| Low level input voltage  | V <sub>IL</sub>   | 0                  | 0.3V <sub>DD</sub>    | V    | *2, *4                                                                     |                                                                     |
|                          |                   | 0                  | 0.2V <sub>DD</sub>    | V    | *2, *5                                                                     |                                                                     |
|                          | V <sub>ILS</sub>  | 0                  | 0.2V <sub>DD</sub>    | V    | CMOS Schmitt input*3                                                       |                                                                     |
|                          | V <sub>ILEX</sub> | −0.3               | 0.3V <sub>DD</sub>    | V    | EXTAL *4                                                                   |                                                                     |
|                          |                   | −0.3               | 0.2V <sub>DD</sub>    | V    | EXTAL *5                                                                   |                                                                     |
| Operating temperature    | Topr              | −20                | +75                   | °C   |                                                                            |                                                                     |

\*1 AV<sub>DD</sub> and V<sub>DD</sub> must be the same voltage.

\*2 PA, PB, PC, PD, PE, PG, PH2, PH6, PI0, PI2, PI3, PJ for normal input port.

\*3 PF0 to PF5, PH0, PH1, PH3 to PH5, PH7, PI1, PI4 to PI7,  $\overline{\text{CS0}}$ , SI0,  $\overline{\text{SCK0}}$ ,  $\overline{\text{RST}}$ .

\*4 When the supply voltage (V<sub>DD</sub>) is within the range of 4.5 to 5.5V.

\*5 When the supply voltage (V<sub>DD</sub>) is within the range of 2.7 to 5.5V.

## Electrical Characteristics

DC Characteristics ( $V_{DD} = 4.5$  to  $5.5V$ )(Topr =  $-20$  to  $+75^{\circ}C$ ,  $V_{SS} = 0V$  reference)

| Item                         | Symbol        | Pins                                                                                                                                                                              | Conditions                                                                           | Min.  | Typ. | Max.     | Unit    |
|------------------------------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|-------|------|----------|---------|
| High level output voltage    | $V_{OH}$      | PA to PE, PF6, PF7, PG to PJ, SO0, $\overline{SCK0}$                                                                                                                              | $V_{DD} = 4.5V$ , $I_{OH} = -0.5mA$                                                  | 4.0   |      |          | V       |
|                              |               |                                                                                                                                                                                   | $V_{DD} = 4.5V$ , $I_{OH} = -1.2mA$                                                  | 3.5   |      |          | V       |
| Low level output voltage     | $V_{OL}$      | PA to PE, PF6, PF7, PG to PJ, SO0, $\overline{SCK0}$                                                                                                                              | $V_{DD} = 4.5V$ , $I_{OL} = 1.8mA$                                                   |       |      | 0.4      | V       |
|                              |               |                                                                                                                                                                                   | $V_{DD} = 4.5V$ , $I_{OL} = 3.6mA$                                                   |       |      | 0.6      | V       |
|                              |               | PD, PE                                                                                                                                                                            | $V_{DD} = 4.5V$ , $I_{OL} = 12.0mA$                                                  |       |      | 1.5      | V       |
| Input current                | $I_{IHE}$     | EXTAL                                                                                                                                                                             | $V_{DD} = 5.5V$ , $V_{IH} = 5.5V$                                                    | 0.5   |      | 40       | $\mu A$ |
|                              | $I_{ILE}$     |                                                                                                                                                                                   | $V_{DD} = 5.5V$ , $V_{IL} = 0.4V$                                                    | -0.5  |      | -40      | $\mu A$ |
|                              | $I_{ILR}$     | $\overline{RST}^{*1}$                                                                                                                                                             | $V_{DD} = 5.5V$ , $V_{IL} = 0.4V$                                                    | -1.5  |      | -400     | $\mu A$ |
|                              | $I_{IL}$      | PA to PE <sup>*2</sup> , PG to PJ <sup>*2</sup>                                                                                                                                   | $V_{DD} = 5.5V$ , $V_{IL} = 0.4V$                                                    |       |      | -45      | $\mu A$ |
|                              |               |                                                                                                                                                                                   | $V_{DD} = 4.5V$ , $V_{IH} = 4.0V$                                                    | -2.78 |      |          | $\mu A$ |
| I/O leakage current          | $I_{IZ}$      | PA to PE <sup>*2</sup> , PF0 to PF5, PF7, PG to PJ <sup>*2</sup> , AN0 to AN3, $\overline{CS0}$ , $\overline{SI0}$ , $\overline{SO0}$ , $\overline{SCK0}$ , $\overline{RST}^{*1}$ | $V_{DD} = 5.5V$ , $V_I = 0, 5.5V$                                                    |       |      | $\pm 10$ | $\mu A$ |
| Supply current <sup>*3</sup> | $I_{DD}^{*4}$ | $V_{DD}$ , $V_{SS}$                                                                                                                                                               | $V_{DD} = 5 \pm 0.5V$ , 20MHz crystal oscillation ( $C_1 = C_2 = 10pF$ )             |       | 40   | 65       | mA      |
|                              | $I_{DDS1}$    |                                                                                                                                                                                   | $V_{DD} = 5 \pm 0.5V$ , 20MHz crystal oscillation ( $C_1 = C_2 = 10pF$ ), sleep mode |       | 8    | 14       | mA      |
|                              | $I_{DDS2}$    |                                                                                                                                                                                   | $V_{DD} = 5.5V$ , stop mode                                                          |       |      | 10       | $\mu A$ |
| Input capacitance            | $C_{IN}$      | PA to PE, PF0 to PF5, PG to PJ, AN0 to AN3, $\overline{CS0}$ , $\overline{SI0}$ , $\overline{SCK0}$ , $\overline{EXTAL}$ , $\overline{RST}$                                       | Clock 1MHz<br>0V for all pins excluding measured pins                                |       | 10   | 20       | pF      |

\*1  $\overline{RST}$  specifies the input current when pull-up resistor has been selected; the leakage current when no resistor has been selected.

\*2 PA to PE and PG to PJ specify the input current when pull-up resistor has been selected; the leakage current when no resistor has been selected.

\*3 When all output pins are open.

\*4 When the upper two bits (PCK1, PCK0) of the clock control register (CLC: 0002FEh) are set to "00" and the LSI is operated in high-speed mode (2 frequency dividing clock).



**DC Characteristics** ( $V_{DD} = 3.0$  to  $3.6V$ )(Topr =  $-20$  to  $+75^{\circ}C$ ,  $V_{SS} = 0V$  reference)

| Item                         | Symbol        | Pins                                                                                                                      | Conditions                                                                             | Min. | Typ. | Max.     | Unit    |
|------------------------------|---------------|---------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|------|------|----------|---------|
| High level output voltage    | $V_{OH}$      | PA to PE, PF6, PF7, PG to PJ, SO0, SCK0                                                                                   | $V_{DD} = 3.0V$ , $I_{OH} = -0.15mA$                                                   | 2.7  |      |          | V       |
|                              |               |                                                                                                                           | $V_{DD} = 3.0V$ , $I_{OH} = -0.5mA$                                                    | 2.3  |      |          | V       |
| Low level output voltage     | $V_{OL}$      | PA to PE, PF6, PF7, PG to PJ, SO0, SCK0                                                                                   | $V_{DD} = 3.0V$ , $I_{OL} = 1.2mA$                                                     |      |      | 0.3      | V       |
|                              |               |                                                                                                                           | $V_{DD} = 3.0V$ , $I_{OL} = 1.6mA$                                                     |      |      | 0.5      | V       |
|                              |               | PD, PE                                                                                                                    | $V_{DD} = 3.0V$ , $I_{OL} = 5.0mA$                                                     |      |      | 1.0      | V       |
| Input current                | $I_{IHE}$     | EXTAL                                                                                                                     | $V_{DD} = 3.6V$ , $V_{IH} = 3.6V$                                                      | 0.3  |      | 20       | $\mu A$ |
|                              | $I_{ILE}$     |                                                                                                                           | $V_{DD} = 3.6V$ , $V_{IL} = 0.3V$                                                      | -0.3 |      | -20      | $\mu A$ |
|                              | $I_{ILR}$     | $\overline{RST}^{*1}$                                                                                                     | $V_{DD} = 3.6V$ , $V_{IL} = 0.3V$                                                      | -0.7 |      | -200     | $\mu A$ |
|                              | $I_{IL}$      | PA to PE <sup>*2</sup> , PG to PJ <sup>*2</sup>                                                                           | $V_{DD} = 3.6V$ , $V_{IL} = 0.3V$                                                      |      |      | -30      | $\mu A$ |
|                              |               |                                                                                                                           | $V_{DD} = 3.0V$ , $V_{IH} = 2.7V$                                                      | -1.0 |      |          | $\mu A$ |
| I/O leakage current          | $I_{IZ}$      | PA to PE <sup>*2</sup> , PF0 to PF5, PF7, PG to PJ <sup>*2</sup> , AN0 to AN3, CS0, SI0, SO0, SCK0, $\overline{RST}^{*1}$ | $V_{DD} = 3.6V$ , $V_I = 0, 3.6V$                                                      |      |      | $\pm 10$ | $\mu A$ |
| Supply current <sup>*3</sup> | $I_{DD}^{*4}$ | $V_{DD}$ , $V_{SS}$                                                                                                       | $V_{DD} = 3.3 \pm 0.3V$ , 20MHz crystal oscillation ( $C_1 = C_2 = 10pF$ )             |      | 22   | 40       | mA      |
|                              | $I_{DDS1}$    |                                                                                                                           | $V_{DD} = 3.3 \pm 0.3V$ , 20MHz crystal oscillation ( $C_1 = C_2 = 10pF$ ), sleep mode |      | 4.5  | 8        | mA      |
|                              | $I_{DDS2}$    |                                                                                                                           | $V_{DD} = 3.6V$ , stop mode                                                            |      |      | 10       | $\mu A$ |
| Input capacitance            | $C_{IN}$      | PA to PE, PF0 to PF5, PG to PJ, AN0 to AN3, CS0, SI0, SCK0, EXTAL, $\overline{RST}$                                       | Clock 1MHz<br>0V for all pins excluding measured pins                                  |      | 10   | 20       | pF      |

\*1  $\overline{RST}$  specifies the input current when pull-up resistor has been selected; the leakage current when no resistor has been selected.

\*2 PA to PE and PG to PJ specify the input current when pull-up resistor has been selected; the leakage current when no resistor has been selected.

\*3 When all output pins are open.

\*4 When the upper two bits (PCK1, PCK0) of the clock control register (CLC: 0002FEh) are set to "00" and the LSI is operated in high-speed mode (2 frequency dividing clock).

## AC Characteristics

## (1) Clock timing

(Topr = -20 to +75°C, V<sub>DD</sub> = 2.7 to 5.5V, V<sub>SS</sub> = 0V reference)

| Item                                                   | Symbol                               | Pins          | Conditions                                                            | Min. | Typ. | Max. | Unit |
|--------------------------------------------------------|--------------------------------------|---------------|-----------------------------------------------------------------------|------|------|------|------|
| Main clock base oscillation frequency                  | f <sub>EX</sub>                      | XTAL<br>EXTAL | Fig.1, Fig.2<br>V <sub>DD</sub> = 3.0 to 5.5V                         | 1    |      | 20   | MHz  |
|                                                        |                                      |               |                                                                       | 1    |      | 12   |      |
| Main clock base oscillation input pulse width          | t <sub>XL</sub> ,<br>t <sub>XH</sub> | EXTAL         | Fig.1, Fig.2<br>External clock drive<br>V <sub>DD</sub> = 3.0 to 5.5V | 23   |      |      | ns   |
|                                                        |                                      |               |                                                                       | 37.5 |      |      |      |
| Main clock base oscillation input rise time, fall time | t <sub>XR</sub> ,<br>t <sub>XF</sub> | EXTAL         | Fig.1, Fig.2<br>External clock drive                                  |      |      | 100  | ns   |

**Note)** t<sub>sys</sub> indicates the four values below according to the upper two bits (PCK1,PCK0) of the clock control register (CLC: 0002FEh).

t<sub>sys</sub> [ns] = 2/f<sub>EX</sub>(PCK1, PCK0 = 00), 4/f<sub>EX</sub>(PCK1, PCK0 = 01), 8/f<sub>EX</sub>(PCK1, PCK0 = 10), 16/f<sub>EX</sub>(PCK1, PCK0 = 11)





Fig.1. Clock timing

Oscillator connection  
example of  
main oscillation circuit



Connection example of  
external clock







Fig.2. Oscillator connection and clock applied conditions

**(2) Event count input**(Topr = -20 to +75°C, V<sub>DD</sub> = 2.7 to 5.5V, V<sub>SS</sub> = 0V reference)

| Item                                | Symbol                               | Pins                                                 | Conditions | Min.                   | Max. | Unit |
|-------------------------------------|--------------------------------------|------------------------------------------------------|------------|------------------------|------|------|
| Event count input clock pulse width | t <sub>EH</sub> ,<br>t <sub>EL</sub> | $\overline{\text{EC0}}$ ,<br>$\overline{\text{EC1}}$ | Fig.3      | t <sub>sys</sub> + 100 |      | ns   |

**Fig.3. Event count input timing****(3) Interruption and reset input**(Topr = -20 to +75°C, V<sub>DD</sub> = 2.7 to 5.5V, V<sub>SS</sub> = 0V reference)

| Item                                           | Symbol                               | Pins                                                                                          | Conditions               |     | Min.                      | Max. | Unit |
|------------------------------------------------|--------------------------------------|-----------------------------------------------------------------------------------------------|--------------------------|-----|---------------------------|------|------|
| External interruption<br>high, low level width | t <sub>IH</sub> ,<br>t <sub>IL</sub> | $\overline{\text{NMI}}$<br>INT0 to INT4<br>$\overline{\text{KS0}}$ to $\overline{\text{KS6}}$ | Main mode                |     | t <sub>sys</sub> + 100    |      | ns   |
|                                                |                                      |                                                                                               | Sleep mode<br>Stop mode  |     | 1                         |      | μs   |
|                                                |                                      | INT0, INT1,<br>INT4                                                                           | Noise filter<br>selected | φ   | 2t <sub>sys</sub> + 100   |      | ns   |
|                                                |                                      |                                                                                               |                          | PS4 | 32/f <sub>EX</sub> + 100  |      |      |
|                                                |                                      |                                                                                               |                          | PS6 | 128/f <sub>EX</sub> + 100 |      |      |
| Reset input low level<br>width                 | t <sub>RST</sub>                     | $\overline{\text{RST}}$                                                                       | Fig.5                    |     | 3t <sub>sys</sub> + 200   |      | ns   |

**Fig.4. Interruption input timing****Fig.5. Reset input timing**

**(4) A/D converter characteristics**(Topr = -20 to +75°C, V<sub>DD</sub> = AV<sub>DD</sub> = 4.5 to 5.5V, AV<sub>REF</sub> = 4.0 to AV<sub>DD</sub>, V<sub>SS</sub> = AV<sub>SS</sub> = 0V reference)

| Item                      | Symbol            | Pins              | Conditions                                                    | Min.                   | Typ. | Max. | Unit |
|---------------------------|-------------------|-------------------|---------------------------------------------------------------|------------------------|------|------|------|
| Resolution                |                   |                   |                                                               |                        |      | 8    | Bits |
| Linearity error           |                   |                   | V <sub>DD</sub> = AV <sub>DD</sub> = AV <sub>REF</sub> = 5.0V |                        |      | ±2   | LSB  |
| Absolute error            |                   |                   |                                                               |                        |      | ±3   | LSB  |
| Conversion time           | t <sub>CONV</sub> |                   |                                                               | 31/f <sub>ADC</sub> *  |      |      | μs   |
| Sampling time             | t <sub>SAMP</sub> |                   |                                                               | 10/f <sub>ADC</sub> *  |      |      | μs   |
| Reference input voltage   | V <sub>REF</sub>  | AV <sub>REF</sub> |                                                               | AV <sub>DD</sub> - 0.5 |      |      | V    |
| Analog input voltage      | V <sub>IAN</sub>  | AN0 to AN7        |                                                               | 0                      |      |      | V    |
| AV <sub>REF</sub> current | I <sub>REF</sub>  | AV <sub>REF</sub> | Main mode                                                     |                        | 0.6  | 1.0  | mA   |
|                           | I <sub>REFS</sub> |                   | Sleep mode<br>Stop mode                                       |                        |      | 10   | μA   |

(Topr = -20 to +75°C, V<sub>DD</sub> = AV<sub>DD</sub> = 3.0 to 3.6V, AV<sub>REF</sub> = 2.7 to AV<sub>DD</sub>, V<sub>SS</sub> = AV<sub>SS</sub> = 0V reference)


| Item                      | Symbol            | Pins              | Conditions                                                    | Min.                   | Typ. | Max. | Unit |
|---------------------------|-------------------|-------------------|---------------------------------------------------------------|------------------------|------|------|------|
| Resolution                |                   |                   |                                                               |                        |      | 8    | Bits |
| Linearity error           |                   |                   | V <sub>DD</sub> = AV <sub>DD</sub> = AV <sub>REF</sub> = 3.3V |                        |      | ±2   | LSB  |
| Absolute error            |                   |                   |                                                               |                        |      | ±3   | LSB  |
| Conversion time           | t <sub>CONV</sub> |                   |                                                               | 31/f <sub>ADC</sub> *  |      |      | μs   |
| Sampling time             | t <sub>SAMP</sub> |                   |                                                               | 10/f <sub>ADC</sub> *  |      |      | μs   |
| Reference input voltage   | V <sub>REF</sub>  | AV <sub>REF</sub> |                                                               | AV <sub>DD</sub> - 0.3 |      |      | V    |
| Analog input voltage      | V <sub>IAN</sub>  | AN0 to AN7        |                                                               | 0                      |      |      | V    |
| AV <sub>REF</sub> current | I <sub>REF</sub>  | AV <sub>REF</sub> | Main mode                                                     |                        | 0.4  | 0.7  | mA   |
|                           | I <sub>REFS</sub> |                   | Sleep mode<br>Stop mode                                       |                        |      | 10   | μA   |

\*  $f_{ADC}$  indicates the below values due to the contents of Bit 6 (CKS) of the A/D control register (ADC: 000131h).

When PS3 is selected,  $f_{ADC} = f_{EX}/8$

When PS4 is selected,  $f_{ADC} = f_{EX}/16$

However, when PS3 is selected,  $f_{EX}$  is 12MHz or less.



\*<sup>1</sup>  $V_{ZT}$ : Value at which the digital conversion value changes from 00h to 01h and vice versa.

\*<sup>2</sup>  $V_{FT}$ : Value at which the digital conversion value changes from FEh to FFh and vice versa.

**Fig.6. Definition of A/D converter terms**

## (5) Serial transfer (CH0, CH1, CH2)

(Topr = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

| Item                                                                                  | Symbol                             | Pins                                                                             | Conditions                                                               | Min.                    | Max.                      | Unit |
|---------------------------------------------------------------------------------------|------------------------------------|----------------------------------------------------------------------------------|--------------------------------------------------------------------------|-------------------------|---------------------------|------|
| $\overline{\text{CS}} \downarrow \rightarrow \overline{\text{SCK}}$<br>delay time     | $t_{\text{DCSK}}$                  | $\overline{\text{SCK0}}$<br>$\overline{\text{SCK1}}$<br>$\overline{\text{SCK2}}$ | External start transfer mode<br>( $\overline{\text{SCK}}$ = output mode) |                         | $1.5t_{\text{sys}} + 100$ | ns   |
| $\overline{\text{CS}} \uparrow \rightarrow \overline{\text{SCK}}$<br>float delay time | $t_{\text{DCSKF}}$                 | $\overline{\text{SCK0}}$<br>$\overline{\text{SCK1}}$<br>$\overline{\text{SCK2}}$ | External start transfer mode<br>( $\overline{\text{SCK}}$ = output mode) |                         | $1.5t_{\text{sys}} + 100$ | ns   |
| $\overline{\text{CS}} \downarrow \rightarrow \text{SO}$<br>delay time                 | $t_{\text{DCSO}}$                  | SO0<br>SO1<br>SO2                                                                | External start transfer mode                                             |                         | $1.5t_{\text{sys}} + 100$ | ns   |
| $\overline{\text{CS}} \uparrow \rightarrow \text{SO}$<br>float delay time             | $t_{\text{DCSOF}}$                 | SO0<br>SO1<br>SO2                                                                | External start transfer mode                                             |                         | $1.5t_{\text{sys}} + 100$ | ns   |
| $\overline{\text{CS}}$ high level width                                               | $t_{\text{WHCS}}$                  | $\overline{\text{CS0}}$<br>$\overline{\text{CS1}}$<br>$\overline{\text{CS2}}$    | External start transfer mode                                             | $t_{\text{sys}} + 100$  |                           | ns   |
| $\overline{\text{SCK}}$ cycle time                                                    | $t_{\text{KCY}}$                   | $\overline{\text{SCK0}}$<br>$\overline{\text{SCK1}}$<br>$\overline{\text{SCK2}}$ | Input mode                                                               | $2t_{\text{sys}} + 150$ |                           | ns   |
|                                                                                       |                                    |                                                                                  | Output mode                                                              | $8/f_{\text{EX}}$       |                           | ns   |
| $\overline{\text{SCK}}$<br>high, low pulse width                                      | $t_{\text{KH}}$<br>$t_{\text{KL}}$ | $\overline{\text{SCK0}}$<br>$\overline{\text{SCK1}}$<br>$\overline{\text{SCK2}}$ | Input mode                                                               | $t_{\text{sys}} + 60$   |                           | ns   |
|                                                                                       |                                    |                                                                                  | Output mode                                                              | $4/f_{\text{EX}} - 25$  |                           | ns   |
| SI input data setup time<br>(for $\overline{\text{SCK}} \uparrow$ )                   | $t_{\text{SIK}}$                   | SI0<br>SI1<br>SI2                                                                | $\overline{\text{SCK}}$ input mode                                       | 50                      |                           | ns   |
|                                                                                       |                                    |                                                                                  | $\overline{\text{SCK}}$ output mode                                      | 100                     |                           | ns   |
| SI input data hold time<br>(for $\overline{\text{SCK}} \uparrow$ )                    | $t_{\text{KSI}}$                   | SI0<br>SI1<br>SI2                                                                | $\overline{\text{SCK}}$ input mode                                       | $t_{\text{sys}} + 100$  |                           | ns   |
|                                                                                       |                                    |                                                                                  | $\overline{\text{SCK}}$ output mode                                      | 50                      |                           | ns   |
| $\overline{\text{SCK}} \downarrow \rightarrow \text{SO}$<br>delay time                | $t_{\text{KSO}}$                   | SO0<br>SO1<br>SO2                                                                | $\overline{\text{SCK}}$ input mode                                       |                         | $t_{\text{sys}} + 100$    | ns   |
|                                                                                       |                                    |                                                                                  | $\overline{\text{SCK}}$ output mode                                      |                         | 50                        | ns   |
| Minimum interval time                                                                 | $t_{\text{INT}}$                   | $\overline{\text{SCK0}}$<br>$\overline{\text{SCK1}}$<br>$\overline{\text{SCK2}}$ | $\overline{\text{SCK}}$ input mode                                       | $3t_{\text{sys}} + 100$ |                           | ns   |
|                                                                                       |                                    |                                                                                  | $\overline{\text{SCK}}$ output mode                                      | $8/f_{\text{EX}}$       |                           | ns   |

**Note)** The load condition for the  $\overline{\text{SCK}}$  output mode and SO output delay time is 50pF+1TTL.

(Topr = -20 to +75°C, V<sub>DD</sub> = 3.0 to 3.6V, V<sub>SS</sub> = 0V reference)

| Item                                                                                  | Symbol             | Pins                                                                             | Conditions                                                               | Min.                    | Max.                      | Unit |
|---------------------------------------------------------------------------------------|--------------------|----------------------------------------------------------------------------------|--------------------------------------------------------------------------|-------------------------|---------------------------|------|
| $\overline{\text{CS}} \downarrow \rightarrow \overline{\text{SCK}}$<br>delay time     | $t_{\text{DCSK}}$  | $\overline{\text{SCK0}}$<br>$\overline{\text{SCK1}}$<br>$\overline{\text{SCK2}}$ | External start transfer mode<br>( $\overline{\text{SCK}}$ = output mode) |                         | $1.5t_{\text{sys}} + 200$ | ns   |
| $\overline{\text{CS}} \uparrow \rightarrow \overline{\text{SCK}}$<br>float delay time | $t_{\text{DCSKF}}$ | $\overline{\text{SCK0}}$<br>$\overline{\text{SCK1}}$<br>$\overline{\text{SCK2}}$ | External start transfer mode<br>( $\overline{\text{SCK}}$ = output mode) |                         | $1.5t_{\text{sys}} + 200$ | ns   |
| $\overline{\text{CS}} \downarrow \rightarrow \text{SO}$<br>delay time                 | $t_{\text{DCSO}}$  | SO0<br>SO1<br>SO2                                                                | External start transfer mode                                             |                         | $1.5t_{\text{sys}} + 200$ | ns   |
| $\overline{\text{CS}} \uparrow \rightarrow \text{SO}$<br>float delay time             | $t_{\text{DCSOF}}$ | SO0<br>SO1<br>SO2                                                                | External start transfer mode                                             |                         | $1.5t_{\text{sys}} + 200$ | ns   |
| $\overline{\text{CS}}$ high level width                                               | $t_{\text{WHCS}}$  | $\overline{\text{CS0}}$<br>$\overline{\text{CS1}}$<br>$\overline{\text{CS2}}$    | External start transfer mode                                             | $t_{\text{sys}} + 200$  |                           | ns   |
| $\overline{\text{SCK}}$ cycle time                                                    | $t_{\text{KCY}}$   | $\overline{\text{SCK0}}$<br>$\overline{\text{SCK1}}$<br>$\overline{\text{SCK2}}$ | Input mode                                                               | $2t_{\text{sys}} + 200$ |                           | ns   |
|                                                                                       |                    |                                                                                  | Output mode                                                              | $8/f_{\text{EX}}$       |                           | ns   |
| $\overline{\text{SCK}}$<br>high, low pulse width                                      | $t_{\text{KH}}$    | $\overline{\text{SCK0}}$<br>$\overline{\text{SCK1}}$<br>$\overline{\text{SCK2}}$ | Input mode                                                               | $t_{\text{sys}} + 80$   |                           | ns   |
|                                                                                       | $t_{\text{KL}}$    |                                                                                  | Output mode                                                              | $4/f_{\text{EX}} - 50$  |                           | ns   |
| SI input data setup time<br>(for $\overline{\text{SCK}} \uparrow$ )                   | $t_{\text{SIK}}$   | SI0<br>SI1<br>SI2                                                                | $\overline{\text{SCK}}$ input mode                                       | 80                      |                           | ns   |
|                                                                                       |                    |                                                                                  | $\overline{\text{SCK}}$ output mode                                      | 150                     |                           | ns   |
| SI input data hold time<br>(for $\overline{\text{SCK}} \uparrow$ )                    | $t_{\text{KSI}}$   | SI0<br>SI1<br>SI2                                                                | $\overline{\text{SCK}}$ input mode                                       | $t_{\text{sys}} + 120$  |                           | ns   |
|                                                                                       |                    |                                                                                  | $\overline{\text{SCK}}$ output mode                                      | 70                      |                           | ns   |
| $\overline{\text{SCK}} \downarrow \rightarrow \text{SO}$<br>delay time                | $t_{\text{KSO}}$   | SO0<br>SO1<br>SO2                                                                | $\overline{\text{SCK}}$ input mode                                       |                         | $t_{\text{sys}} + 200$    | ns   |
|                                                                                       |                    |                                                                                  | $\overline{\text{SCK}}$ output mode                                      |                         | 80                        | ns   |
| Minimum interval time                                                                 | $t_{\text{INT}}$   | $\overline{\text{SCK0}}$<br>$\overline{\text{SCK1}}$<br>$\overline{\text{SCK2}}$ | $\overline{\text{SCK}}$ input mode                                       | $3t_{\text{sys}} + 150$ |                           | ns   |
|                                                                                       |                    |                                                                                  | $\overline{\text{SCK}}$ output mode                                      | $8/f_{\text{EX}}$       |                           | ns   |

**Note)** The load condition for the  $\overline{\text{SCK}}$  output mode and SO output delay time is 50pF.




Fig.7. Serial transfer CH0, CH1, CH2 timing



(6) Remote control reception (Topr = -20 to +75°C, V<sub>DD</sub> = 2.7 to 5.5V, V<sub>SS</sub> = 0V reference)

| Item                                         | Symbol           | Pins | Conditions              |              | Min.                       | Max. | Unit |
|----------------------------------------------|------------------|------|-------------------------|--------------|----------------------------|------|------|
| Remote control receive high, low level width | t <sub>RMC</sub> | RMC  | Main mode<br>Sleep mode | PS5 selected | 128/f <sub>EX</sub> + 100  |      | ns   |
|                                              |                  |      |                         | PS6 selected | 256/f <sub>EX</sub> + 100  |      |      |
|                                              |                  |      |                         | PS8 selected | 1024/f <sub>EX</sub> + 100 |      |      |




Fig.8. Remote control signal input timing

Appendix




Fig.9. Recommended oscillation circuit

| Manufacturer              | Model           | f <sub>EX</sub><br>(MHz) | C <sub>1</sub> (pF) | C <sub>2</sub> (pF) | R <sub>d</sub> (Ω) | Circuit<br>example | Remarks                                    |
|---------------------------|-----------------|--------------------------|---------------------|---------------------|--------------------|--------------------|--------------------------------------------|
| MURATA MFG<br>CO., LTD.   | CSA4.00MG       | 4                        | 30                  | 30                  | 0                  | (i)                |                                            |
|                           | CSA8.00MTZ093   | 8                        |                     |                     |                    |                    |                                            |
|                           | CSA10.0MTZ093   | 10                       |                     |                     |                    |                    |                                            |
|                           | CSA12.0MTZ093   | 12                       |                     |                     |                    |                    |                                            |
|                           | CST4.00MGW*     | 4                        |                     |                     |                    | (ii)               |                                            |
|                           | CST8.00MTW093*  | 8                        |                     |                     |                    |                    |                                            |
|                           | CST10.0MTW093*  | 10                       |                     |                     |                    |                    |                                            |
|                           | CST12.0MTW093*  | 12                       |                     |                     |                    |                    |                                            |
|                           | CSA16.00MXZ040  | 16                       | 5                   | 5                   | 0                  | (i)                | V <sub>DD</sub> = 4.0 to 5.5V              |
|                           | CST16.00MXW0C1* | 16                       |                     |                     |                    | (ii)               |                                            |
|                           | CSA20.00MXZ040  | 20                       |                     |                     |                    | (i)                |                                            |
|                           | CST20.00MXW0H1* | 20                       |                     |                     |                    | (ii)               |                                            |
| RIVER ELETEC<br>CO., LTD. | HC-49/U03       | 4                        | 27                  | 27                  | 560                | (i)                | CL = 18.5pF                                |
|                           |                 | 8                        | 15                  | 15                  | 330                |                    | CL = 13.0pF                                |
|                           |                 | 10                       | 10                  | 10                  | 330                |                    | CL = 10.5pF                                |
|                           |                 | 12                       | 10                  | 10                  | 180                |                    | CL = 10.5pF                                |
|                           |                 | 16                       | 8                   | 8                   | 0                  |                    | CL = 10.0pF                                |
|                           |                 | 20                       | 6                   | 6                   | 0                  |                    | CL = 8.5pF                                 |
| KINSEKI LTD.              | HC49/U-S        | 4                        | 22                  | 22                  | 2.2k               | (i)                | CL = 16pF<br>V <sub>DD</sub> = 3.0 to 5.5V |
|                           |                 | 8                        | 10                  | 10                  | 0                  |                    | CL = 12pF<br>V <sub>DD</sub> = 3.5 to 5.5V |
|                           |                 | 10                       |                     |                     |                    |                    |                                            |
|                           |                 | 12                       |                     |                     |                    |                    |                                            |
|                           |                 | 16                       |                     |                     |                    |                    |                                            |
|                           |                 | 20                       |                     |                     |                    |                    |                                            |
| TDK<br>Corporation        | CCR4.0MC3*      | 4                        | 38 (±20%)           | 38 (±20%)           | 0                  | (ii)               |                                            |
|                           | CCR8.0MC5*      | 8                        | 20 (±20%)           | 20 (±20%)           | 0                  |                    |                                            |
|                           | CCR10.0MC5*     | 10                       | 20 (±20%)           | 20 (±20%)           | 0                  |                    |                                            |
|                           | CCR12.0MC5*     | 12                       | 20 (±20%)           | 20 (±20%)           | 0                  |                    |                                            |
|                           | CCR16.0MC6*     | 16                       | 10 (±20%)           | 10 (±20%)           | 0                  |                    |                                            |
|                           | CCR20.0MC6*     | 20                       | 10 (±20%)           | 10 (±20%)           | 0                  |                    | V <sub>DD</sub> = 3.5 to 5.5V              |


\* Indicates types with on-chip grounding capacitor ( $C_1$ ,  $C_2$ ). CCR\*\*\*: Surface mounted type ceramic oscillator.

CL : Load capacitor

Mask option table

| Item                       | Content      |          |
|----------------------------|--------------|----------|
| Reset pin pull-up resistor | Non-existent | Existent |

Characteristics Curve



## Unit: mm

The drawing consists of three views: a top view, a side view, and a detail view labeled 'DETAIL A'.

**Top View:** Shows a rectangular package with dimensions  $23.9 \pm 0.4$  (width) and  $17.9 \pm 0.4$  (height). The pin pitch is  $0.65$  with a tolerance of  $+0.15$  and a minimum of  $0.3 - 0.1$ . The pin count is 100. The package has two circular features (vias) and a central rectangular feature. The pin 1 location is indicated by a square symbol with a cross. The pin 100 location is indicated by a circle with a cross. The pin 1 location is also indicated by a square symbol with a cross. The pin 100 location is also indicated by a circle with a cross. The pin 1 location is also indicated by a square symbol with a cross. The pin 100 location is also indicated by a circle with a cross.

**Side View:** Shows the package height of  $15.8 \pm 0.4$ . The pin 1 location is indicated by a square symbol with a cross. The pin 100 location is indicated by a circle with a cross. The pin 1 location is also indicated by a square symbol with a cross. The pin 100 location is also indicated by a circle with a cross. The pin 1 location is also indicated by a square symbol with a cross. The pin 100 location is also indicated by a circle with a cross.

**DETAIL A:** Shows a close-up of the package edge with dimensions  $0.8 \pm 0.2$  and  $0.1 - 0.05$  with a tolerance of  $+0.2$ . The detail shows the package edge profile and the pin 1 location.

|            |               |
|------------|---------------|
| SONY CODE  | QFP-100P-L01  |
| EIAJ CODE  | QFP100-P-1420 |
| JEDEC CODE | _____         |