# 3．3V Zero Delay Buffer 

## Features

－Zero input－output propagation delay，adjustable by capacitive load on FBK input
－Multiple configurations，see Table 2
－Multiple low－skew outputs
－Output－output skew less than 200 ps
－Device－device skew less than 700 ps
－Two banks of four outputs，three－stateable by two select inputs
－ $10-\mathrm{MHz}$ to $133-\mathrm{MHz}$ operating range
－Low jitter，less than 200 ps cycle－cycle（ $-1,-1 \mathrm{H},-4$ ）
－Advanced $0.65 \mu$ CMOS technology
－Space－saving 16 －pin $150-\mathrm{mil}$ SOIC／TSSOP packages
－3．3V operation
－Spread Aware ${ }^{\text {TM }}$

## Functional Description

The CY23S08 is a 3.3 V zero delay buffer designed to distribute high－speed clocks in PC，workstation，datacom， telecom，and other high－performance applications．
The part has an on－chip PLL which locks to an input clock presented on the REF pin．The PLL feedback is required to be driven into the FBK pin，and can be obtained from one of the outputs．The input－to－output propagation delay is guaranteed to be less than 350 ps ，and output－to－output skew is guaranteed to be less than 250 ps．

The CY23S08 has two banks of four outputs each，which can be controlled by the Select inputs as shown in Table 1．If all output clocks are not required，Bank B can be three－stated． The select inputs also allow the input clock to be directly applied to the output for chip and system testing purposes．
The CY23S08 PLL enters a power－down state when there are no rising edges on the REF input．In this mode，all outputs are three－stated and the PLL is turned off，resulting in less than $50 \mu \mathrm{~A}$ of current draw．The PLL shuts down in two additional cases as shown in Table 1.
Multiple CY23S08 devices can accept the same input clock and distribute it in a system．In this case，the skew between the outputs of two devices is guaranteed to be less than 700 ps．
The CY23S08 is available in five different configurations，as shown in Table 2．The CY23S08－1 is the base part，where the output frequencies equal the reference if there is no counter in the feedback path．The CY23S08－1H is the high－drive version of the -1 ，and rise and fall times on this device are much faster．
The CY23S08－2 allows the user to obtain 2 X and 1X frequencies on each output bank．The exact configuration and output frequencies depends on which output drives the feedback pin．The CY23S08－2H is the high－drive version of the -2 ，and rise and fall times on this device are much faster．

The CY23S08－3 allows the user to obtain 4X and 2X frequencies on the outputs．

The CY23S08－4 enables the user to obtain 2X clocks on all outputs．Thus，the part is extremely versatile，and can be used in a variety of applications．

## Block Diagram



## Pin Configuration



Table 1. Select Input Decoding

| S2 | S1 | CLOCK A1-A4 | CLOCK B1-B4 | Output Source | PLL Shutdown |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Three-State | Three-State | PLL | Y |
| 0 | 1 | Driven | Three-State | PLL | N |
| 1 | 0 | Driven | Driven | Reference | Y |
| 1 | 1 | Driven | Driven | PLL | N |

Table 2. Available CY23S08 Configurations

| Device | Feedback From | Bank A Frequency | Bank B Frequency |
| :--- | :--- | :--- | :--- |
| CY23S08-1 | Bank A or Bank B | Reference | Reference |
| CY23S08-1H | Bank A or Bank B | Reference | Reference |
| CY23S08-2 | Bank A | Reference | Reference/2 |
| CY23S08-2H | Bank A | Reference | Reference $/ 2$ |
| CY23S08-2 | Bank B | $2 \times$ Reference | Reference |
| CY23S08-2H | Bank B | $2 \times$ Reference | Reference |
| CY23S08-3 | Bank A | $2 \times$ Reference | Reference or Reference ${ }^{[1]}$ |
| CY23S08-3 | Bank B | $4 \times$ Reference | 2 X Reference |
| CY23S08-4 | Bank A or Bank B | $2 \times$ Reference | 2 X Reference |

## Pin Description

| Pin | Signal | Description |
| :---: | :---: | :---: |
| 1 | REF ${ }^{[2]}$ | Input reference frequency, 5V tolerant input |
| 2 | CLKA1 ${ }^{[3]}$ | Clock output, Bank A |
| 3 | CLKA2 ${ }^{[3]}$ | Clock output, Bank A |
| 4 | $V_{\text {DD }}$ | 3.3V supply |
| 5 | GND | Ground |
| 6 | CLKB1 ${ }^{[3]}$ | Clock output, Bank B |
| 7 | CLKB2 ${ }^{[3]}$ | Clock output, Bank B |
| 8 | S2 ${ }^{[4]}$ | Select input, bit 2 |
| 9 | $\mathrm{S} 1{ }^{[4]}$ | Select input, bit 1 |
| 10 | CLKB3 ${ }^{[3]}$ | Clock output, Bank B |
| 11 | CLKB4 ${ }^{[3]}$ | Clock output, Bank B |
| 12 | GND | Ground |
| 13 | $V_{D D}$ | 3.3V supply |
| 14 | CLKA3 ${ }^{[3]}$ | Clock output, Bank A |
| 15 | CLKA4 ${ }^{[3]}$ | Clock output, Bank A |
| 16 | FBK | PLL feedback input |

## Spread Aware ${ }^{\mathrm{TM}}$

Many systems being designed now utilize a technology called Spread Spectrum Frequency Timing Generation. Cypress has been one of the pioneers of SSFTG development, and we designed this product so as not to filter off the Spread Spectrum feature of the Reference input, assuming it exists. When a zero delay buffer is not designed to pass the SS feature through, the result is a significant amount of tracking skew which may cause problems in systems requiring synchronization.

For more details on Spread Spectrum timing technology, please see Cypress's application note EMI Suppression Techniques with Spread Spectrum Frequency Timing Generator (SSFTG) ICs.

## Notes:

1. Output phase is indeterminant ( $0^{\circ}$ or $180^{\circ}$ from input clock). If phase integrity is required, use the CY23S08-2.
2. Weak pull-down.
3. Weak pull-down on all outputs
4. Weak pull-ups on these inputs

## Maximum Ratings

Supply Voltage to Ground Potential $\qquad$ -0.5 V to +7.0 V

DC Input Voltage (Except Ref)............... -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
DC Input Voltage REF. $\qquad$
$\qquad$ -0.5 to 7 V
Storage Temperature

$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Max. Soldering Temperature (10 sec.) ........................ $260^{\circ} \mathrm{C}$
Junction Temperature................................................. $150^{\circ} \mathrm{C}$
Static Discharge Voltage
(per MIL-STD-883, Method 3015) $\qquad$

## Operating Conditions for CY23S08SC-XX Commercial Temperature Devices ${ }^{[5]}$

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3.0 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature (Ambient Temperature) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, below 100 MHz |  | 30 | pF |
|  | Load Capacitance, from 100 MHz to 133 MHz |  | 15 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance ${ }^{[6]}$ |  | 7 | pF |

## Electrical Characteristics for CY23S08SC-XX Commercial Temperature Devices

| Parameter | Description | Test Conditions | Min. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  | V |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 50.0 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\prime}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  | 100.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage ${ }^{[7]}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}(-1,-2,-3,-4) \\ & \mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}(-1 \mathrm{H},-2 \mathrm{H}) \end{aligned}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage ${ }^{[7]}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}(-1,-2,-3,-4) \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}(-1 \mathrm{H},-2 \mathrm{H}) \end{aligned}$ | 2.4 |  | V |
| $\mathrm{I}_{\mathrm{DD}}$ (PD mode) | Power-down Supply Current | REF $=0 \mathrm{MHz}$ |  | 12.0 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{DD}}$ | Supply Current | Unloaded outputs, 100-MHz REF, Select inputs at $\mathrm{V}_{\mathrm{DD}}$ or GND |  | 45.0 | mA |
|  |  |  |  | $\begin{gathered} 70.0 \\ (-1 \mathrm{H},-2 \mathrm{H}) \end{gathered}$ | mA |
|  |  | Unloaded outputs, 66-MHz REF (-1,-2,-3,-4) |  | 32.0 | mA |
|  |  | Unloaded outputs, 33-MHz REF $(-1,-2,-3,-4)$ |  | 18.0 | mA |

## Switching Characteristics for CY23S08SC-XX Commercial Temperature Devices ${ }^{[8]}$

| Parameter | Name | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| t 1 | Output Frequency | $30-\mathrm{pF}$ load, $-1,-1 \mathrm{H},-2,-3$ devices | 10 |  | 100 | MHz |
| t 1 | Output Frequency | $30-\mathrm{pF}$ load, -4 devices | 15 |  | 100 | MHz |
| t 1 | Output Frequency | 20-pF load, -1 H device | 10 |  | 133.3 | MHz |
| t 1 | Output Frequency | $15-\mathrm{pF}$ load, $-1,-2,-3$, devices | 10 |  | 140.0 | MHz |
| t 1 | Output Frequency | $15-\mathrm{pF}$ load, -4 devices | 15 |  | 140.0 | MHz |
|  | Duty Cycle <br> $(-1,-2,-3,-4,-1 \mathrm{H},-2 \mathrm{H})$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~F}_{\text {OUT }}=66.66 \mathrm{MHz}$ <br> $30-\mathrm{pF}$ load | 40.0 | 50.0 | 60.0 | $\%$ |
|  | Duty Cycle <br> $(-1,-2,-3,-4,-1 \mathrm{H},-2 \mathrm{H})$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~F}_{\text {OUT }}<66.66 \mathrm{MHz}$ <br> $15-\mathrm{pf}$ load | 45.0 | 50.0 | 55.0 | $\%$ |
| t 3 | Rise Time ${ }^{[7](-1,-2,-3,-4)}$ | Measured between 0.8 V and $2.0 \mathrm{~V}, 30-\mathrm{pF}$ load |  |  | 2.20 | ns |
| t 3 | Rise Time $^{[7](-1,-2,-3,-4)}$ | Measured between 0.8 V and $2.0 \mathrm{~V}, 15-\mathrm{pF}$ load |  |  | 1.50 | ns |

## Notes:

5. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
6. Applies to both Ref Clock and FBK.
7. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
8. All parameters are specified with loaded outputs.

Switching Characteristics for CY23S08SC-XX Commercial Temperature Devices (continued) ${ }^{[8]}$

| Parameter | Name | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t3 | Rise Time ${ }^{[7]}$ (-1H, -2H) | Measured between 0.8 V and $2.0 \mathrm{~V}, 30-\mathrm{pF}$ load |  |  | 1.50 | ns |
| $\mathrm{t}_{4}$ | Fall Time ${ }^{[7]}(-1,-2,-3,-4)$ | Measured between 0.8 V and $2.0 \mathrm{~V}, 30-\mathrm{pF}$ load |  |  | 2.20 | ns |
| $\mathrm{t}_{4}$ | Fall Time ${ }^{[7]}(-1,-2,-3,-4)$ | Measured between 0.8 V and 2.0 V , 15-pF load |  |  | 1.50 | ns |
| $\mathrm{t}_{4}$ | Fall Time ${ }^{[7]}$ (-1H, 2H) | Measured between 0.8 V and $2.0 \mathrm{~V}, 30-\mathrm{pF}$ load |  |  | 1.25 | ns |
| $\mathrm{t}_{5}$ | Output to Output Skew on same Bank ( -1$)^{[7]}$ | All outputs equally loaded |  |  | 200 | ps |
|  | Output to Output Skew on same Bank $(-1 \mathrm{H},-2,-2 \mathrm{H},-3)^{[7]}$ | All outputs equally loaded |  |  | 150 | ps |
|  | Output to Output Skew on same Bank (-4) ${ }^{[7]}$ | All outputs equally loaded |  |  | 100 | ps |
|  | Output to Output Skew $(-1 \mathrm{H},-2 \mathrm{H})$ | All outputs equally loaded |  |  | 200 | ps |
|  | Output Bank A to Output Bank B Skew (-1,-2, -3 ) | All outputs equally loaded |  |  | 300 | ps |
|  | Output Bank A to Output Bank B Skew (-4) | All outputs equally loaded |  |  | 215 | ps |
|  | Output Bank A to Output Bank B Skew (-1H) | All outputs equally loaded |  |  | 250 | ps |
| $\mathrm{t}_{6}$ | Delay, REF Rising Edge to FBK Rising Edge ${ }^{[7]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | -250 | 0 | +275 | ps |
| ${ }_{7}$ | Device to Device Skew ${ }^{[7]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the FBK pins of devices |  | 0 | 700 | ps |
| $\mathrm{t}_{8}$ | Output Slew Rate ${ }^{[7]}$ | Measured between 0.8 V and 2.0 V on -1 H , -2H device using Test Circuit \#2 | 1 |  |  | V/ns |
| $\mathrm{t}_{J}$ | Cycle to Cycle Jitter ${ }^{[7]}$ $(-1,-1 \mathrm{H})$ | Measured at 66.67 MHz , loaded outputs, 15 , 30-pF loads: 133 MHz , $15-\mathrm{pF}$ load |  |  | 125 | ps |
|  | Cycle to Cycle Jitter ${ }^{[7]}$ $(-2)$ | Measured at 66.67 MHz , loaded outputs, 15-pF load |  |  | 300 | ps |
|  | Cycle to Cycle Jitter ${ }^{[7]}$ $(-2)$ | Measured at 66.67 MHz , loaded outputs, 30-pF load |  |  | 400 | ps |
| $\mathrm{t}_{J}$ | Cycle to Cycle Jitter ${ }^{[7]}$ $(-3,-4)$ | Measured at 66.67 MHz , loaded outputs 15,30-pF loads |  |  | 200 | ps |
| tıock | PLL Lock Time ${ }^{[7]}$ | Stable power supply, valid clocks presented on REF and FBK pins |  |  | 1.0 | ms |

## Switching Waveforms

## Duty Cycle Timing



## All Outputs Rise/Fall Time

OUTPUT


Switching Waveforms (continued)

## Output-Output Skew



## Input-Output Propagation Delay



## Device-Device Skew



## Test Circuits



Test Circuit for all parameters except $\mathrm{t}_{8}$

Test Circuit \# 2


Test Circuit for $\mathrm{t}_{8}$, Output slew rate on -1 H device

Ordering Information

| Ordering Code | Package Name | Package Type | Operating Range |
| :--- | :---: | :--- | :--- |
| CY23S08SC-1 | S16 | $16-$ pin 150-mil SOIC | Commercial |
| CY23S08SC-1T | S16 | $16-$ pin 150-mil SOIC-Tape and Reel | Commercial |
| CY23S08SC-1H | S16 | $16-$ pin 150-mil SOIC | Commercial |
| CY23S08SC-1HT | S16 | $16-$ pin 150-mil SOIC-Tape and Reel | Commercial |
| CY23S08ZC-1H | Z16 | 16 -pin 150-mil TSSOP | Commercial |
| CY23S08ZC-1HT | Z16 | $16-$ pin 150-mil TSSOP-Tape and Reel | Commercial |
| CY23S08SC-2 | S16 | $16-$ pin 150-mil SOIC | Commercial |
| CY23S08SC-2T | S16 | $16-$ pin 150-mil SOIC-Tape and Reel | Commercial |
| CY23S08SC-2H | S16 | 16 -pin 150-mil SOIC | Commercial |
| CY23S08SC-2HT | S16 | $16-$ pin 150-mil SOIC-Tape and Reel | Commercial |
| CY23S08SC-3 | S16 | $16-$ pin 150-mil SOIC | Commercial |
| CY23S08SC-3T | S16 | $16-$ pin 150-mil SOIC-Tape and Reel | Commercial |
| CY23S08SC-4 | S16 | $16-$ pin 150-mil SOIC | Commercial |
| CY23S08SC-4T | S16 | $16-$ pin 150-mil SOIC-Tape and Reel | Commercial |

## Package Drawings and Dimensions

## 16-Lead (150-Mil) SOIC S16



DIMENSIONS IN INCHES[MM] MIN

REFERENCE JEDEC MS-012
PACKAGE WEIGHT 0.15 gms

| PART \# |
| :--- |
| S16.15 STANDARD PKG. |
| SZ16.15 LEAD FREE PKG. |



Package Drawings and Dimensions (continued)
16-Lead Thin Shrunk Small Outline Package (4.40 MM Body) Z16


51-85091-*A
Spread Aware is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are trademarks of their respective holders.

Document History Page

| Document Title: CY23S08 3.3V Zero Delay Buffer Document Number: 38-07265 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 110530 | 12/02/01 | SZV | Change from Spec number: 38-01107 to 38-07265 |
| *A | 122863 | 12/20/02 | RBI | Added power-up requirements to operating conditions information. |
| *B | 130951 | 11/26/03 | RGL | Corrected the Switching Characteristics parameters to reflect the W152 device and new characterization. |
| *C | 204201 | See ECN | RGL | Corrected the Block Diagram |
| *D | 231100 | See ECN | RGL | Fixed Typo in table 2. |

