查询CY29FCT52CTQC供应商

捷多邦,专业PCB打样工厂,24小时加急出GY29FCT52T 8-BIT REGISTERED TRANSCEIVER

SCCS010A - MAY 1994 - REVISED OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT, F Logic, and AM2952
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD Protection Exceeds JESD 22

 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- 64-mA Output Sink Current 32-mA Output Source Current

Q OR SO PACKAGE (TOP VIEW)						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						

description

The CY29FCT52T has two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Separate clock, clock enable, and 3-state output-enable signals are provided for each register. Both A outputs and B outputs are specified to sink 64 mA.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

NAME	DESCRIPTION
А	A register inputs or B register outputs
В	B register inputs or A register outputs
CPA	Clock for the A register. When CEA is low, data enters the A register on the low-to-high transition of the CPA signal.
CEA	Clock enable for the A register. When CEA is low, data enters the A register on the low-to-high transition of the CPA signal. When CEA is high, the A register holds its contents, regardless of CPA signal transitions.
OEA	Output enable for the A register. When OEA is low, the A register outputs are enabled onto the B lines. When OEA is high, the A outputs are in the high-impedance state.
CPB	Clock for the B register. When CEB is low, data enters the B register on the low-to-high transition of the CPB signal.
CEB	Clock enable for the B register. When CEB is low, data enters the B register on the low-to-high transition of the CPB signal. When CEB is high, the B register holds its contents, regardless of CPA signal transitions.
OEB	Output enable for the B register. When OEB is low, the B register outputs are enabled onto the A lines. When OEB is high, the B outputs are in the high-impedance state.
	State WWW.DZSC.COM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCCS010A - MAY 1994 - REVISED OCTOBER 2001

ORDERING INFORMATION							
TA	PACKAGE		PACKAGE [†]		SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QSOP – Q	Tape and reel	6.3	CY29FCT52CTQCT	29FCT52C		
	SOIC – SO	Tube	6.3	CY29FCT52CTSOC	29FCT52C		
	3010 - 30	Tape and reel	6.3	CY29FCT52CTSOCT	29FC152C		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Function Tables

FUNCTION TABLE

	INPUTS		INTERNAL	FUNCTION
D	СР	CE	Q	FUNCTION
Х	Х	Н	NC	Hold data
L		L	L	Load data
Н		L	Н	Luau uala


H = High logic level, L = Low logic level, X = Don't care, NC = No change

OUTPUT CONTROL

ŌĒ	INTERNAL Q	Y OUTPUTS	FUNCTION
Н	Х	Z	Disable outputs
L	L	L	
L	н	н	Enable outputs

H = High logic level, L = Low logic level, X = Don't care, Z = High impedance (off) state.

logic diagram





SCCS010A - MAY 1994 - REVISED OCTOBER 2001

absolute maximum rating over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ_{JA} (see Note 1): Q package	61°C/W
SO package	46°C/W
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-32	mA
IOL	Low-level output current			64	mA
Т _А	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



SCCS010A - MAY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS					
VIK	V _{CC} = 4.75 V,	I _{IN} = -18 mA		-0.7	-1.2	V	
		, I _{OH} = -32 mA					v
VOH	V _{CC} = 4.75 V	I _{OH} = -15 mA		2.4	3.3		v
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA			0.3	0.55	V
VH	All inputs				0.2		V
Ц	V _{CC} = 5.25 V,	VIN = VCC				5	μA
Чн	V _{CC} = 5.25 V,	V _{IN} = 2.7 V				±1	μΑ
۱ _{IL}	V _{CC} = 5.25 V,	V _{IN} = 0.5 V				±1	μΑ
los‡	V _{CC} = 5.25 V,	V _{OUT} = 0 V	-60	-120	-225	mA	
loff	$V_{CC} = 0 V,$	V _{OUT} = 4.5 V			±1	μA	
ICC	$V_{CC} = 5.25 \text{ V}, \text{ V}_{IN} \le 0.25 \text{ V}$	$V_{CC} = 5.25 \text{ V}, \text{ V}_{IN} \le 0.2 \text{ V}, \text{ V}_{IN} \ge \text{V}_{CC} - 0.2 \text{ V}$				0.2	mA
ΔICC	V _{CC} = 5.25 V, V _{IN} = 3	$V_{CC} = 5.25 \text{ V}, \text{ V}_{IN} = 3.4 \text{ V}^{\$}, \text{ f}_1 = 0$, Outputs open				2	mA
ICCD		ut switching at 50% duty ($I_{N} \le 0.2$ V or $V_{IN} \ge V_{CC}$)			0.06	0.12	mA/ MHz
	V _{CC} = 5.25 V,	One bit switching at $f_1 = 5 \text{ MHz}$	$\begin{array}{l} V_{IN} \leq 0.2 \text{ V or} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \end{array}$		0.7	1.4	
IC#	$f_0 = 10 \text{ MHz},$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4	
IC."	Outputs open, OEA or OEB = GND	Eight bits switching at $f_1 = 2.5$ MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.6	3.2	mA
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.9	12.2	
Ci		-	-		5	10	pF
Co					9	12	pF

[†] Typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

This parameter is derived for use in total power-supply calculations.

[#] IC = ICC + Δ ICC × D_H × N_T + ICCD (f₀/2 + f₁ × N₁)

Where:

- IC = Total supply current
- ICC = Power-supply current with CMOS input levels
- ΔI_{CC} = Power-supply current for a TTL high input (VIN = 3.4 V)
- D_H = Duty cycle for TTL inputs high
- N_T = Number of TTL inputs at D_H
- I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)
- f_0 = Clock frequency for registered devices, otherwise zero
- f₁ = Input signal frequency
- N1 = Number of inputs changing at f1
- All currents are in milliamperes and all frequencies are in megahertz.

Il Values for these conditions are examples of the ICC formula.



SCCS010A - MAY 1994 - REVISED OCTOBER 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


	PARAMETER					
t _w Pulse duration, clock					ns	
	Setup time, before CPA [↑] or CPB [↑]	Data	2.5			
t _{su}	Setup time, before CPAT of CPBT	CEA or CEB	3		ns	
.	Hold time, after CPA↑ or CPB↑	Data	1.5			
th	Hold time, after CPAT of CPBT	CEA or CEB	2		ns	

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
^t PLH	CPA, CPB	A, B	2	6.3	-
^t PHL	CFA, CFB	Α, Β	2	6.3	ns
^t PZH	OEA or OEB	A or B	1.5	7	-
tPZL	OEA OF OEB	AUB	1.5	7	ns
^t PHZ	OEA or OEB	A or B	1.5	6.5	-
^t PLZ	OLA OF DEB		1.5	6.5	ns



SCCS010A - MAY 1994 - REVISED OCTOBER 2001



NOTES: A. C₁ includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CY29FCT52CTQC	PREVIEW	SSOP/ QSOP	DBQ	24	55	TBD	Call TI	Call TI
CY29FCT52CTQCT	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
CY29FCT52CTQCTE4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
CY29FCT52CTSOC	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY29FCT52CTSOCE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY29FCT52CTSOCT	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY29FCT52CTSOCTE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated