



CYPRESS

CY2DP314

1 of 2:4 Differential Clock/Data Fanout Buffer

Features


- Four ECL/PECL differential outputs
- One ECL/PECL differential or single-ended inputs (CLKA)
- One HSTL differential or single-ended inputs (CLKB)
- Hot-swappable/-insertable
- 50-ps output-to-output skew
- 150-ps device-to-device skew
- 400-ps propagation delay (typical)
- 0.8-ps RMS period jitter (max.)
- 1.5-GHz operation (2.7-GHz maximum toggle frequency)
- PECL and HSTL mode supply range: $V_{CC} = 2.5V \pm 5\%$ to $3.3V \pm 5\%$ with $V_{EE} = 0V$
- ECL mode supply range: $V_{EE} = -2.5V \pm 5\%$ to $-3.3V \pm 5\%$ with $V_{CC} = 0V$
- Industrial temperature range: $-40^{\circ}C$ to $85^{\circ}C$
- 20-pin SSOP package
- Temperature compensation like 100K ECL

Functional Description

The CY2DP314 is a low-skew, low propagation delay 2-to-4 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications. The device is implemented on SiGe technology and has a fully differential internal architecture that is optimized to achieve low signal skews at operating frequencies of up to 1.5 GHz (full swing).

The device features two differential input paths that are multiplexed internally. This mux is controlled by the CLK_SEL pin. The CY2DP314 may function not only as a differential clock buffer but also as a signal-level translator and fanout on HSTL or LVCMS /LVTTL single-ended signal to four ECL/PECL differential loads.

Since the CY2DP314 introduces negligible jitter to the timing budget, it is the ideal choice for distributing high frequency, high precision clocks across back-planes and boards in communication systems. Furthermore, advanced circuit design schemes, such as internal temperature compensation, ensure that the CY2DP314 delivers consistent performance over various platforms.

Block Diagram**Pin Configuration**

VCC	1	20	VCC
NC	2	19	Q0
VCC	3	18	Q0#
CLK_SEL	4	17	Q1
CLKA	5	16	Q1#
CLKA#	6	15	Q2
CLKB	7	14	Q2#
CLKB#	8	13	Q3
VEE	9	12	Q3#
VCC	10	11	VCC

20 pin SSOP

Pin Definitions

Pin	Name	I/O	Type	Description
1,10,11,20,3	VCC	+PWR	Power	Power supply, positive connection
2	NC			No connect
4	CLK_SEL	I,PD	LVC MOS	InPut Clock Select
5	CLKA	I,PD ^[1]	ECL/PECL	Default differential clock input
6	CLKA#	I, PD/PU	ECL/PECL	Default differential clock input
7	CLKB	I,PD	HSTL	Alternate differential clock input
8	CLKB#	I, PD/PU	HSTL	Alternate differential clock input
9	VEE ^[2]	-PWR	Power	Power supply, negative connection
18,16,14,12	Q[0:3]#	O	ECL/PECL	Complement output
19,17,15,13	Q[0:3]	O	ECL/PECL	True output

Table 1.

Control	Operation
CLK_SEL	
0	CLKA, CLKA# input pair is active (Default condition with no connection to pin) CLKA can be driven with ECL- or PECL-compatible signals with respective power configurations
1	CLKB, CLKB# input pair is active. CLKB can be driven with HSTL-compatible signals with respective power configurations

Governing Agencies

The following agencies provide specifications that apply to the CY2DP314. The agency name and relevant specification is listed below in *Table 2*.

Table 2.

Agency Name	Specification
JEDEC	JESD 020B (MSL) JESD 8-6 (HSTL) JESD 51 (Theta JA) JESD 8-2 (ECL) JESD 65-B (skew,jitter)
Mil-Spec	883E Method 1012.1 (Thermal Theta JC)

Notes:

1. In the I/O column, the following notation is used: I for Input, O for Output, PD for Pull-Down, PU for Pull-Up, and PWR for Power
2. In ECL mode (negative power supply mode), V_{EE} is either -3.3V or -2.5V and V_{CC} is connected to GND (0V). In PECL mode (positive power supply mode), V_{EE} is connected to GND (0V) and V_{CC} is either +3.3V or +2.5V. In both modes, the input and output levels are referenced to the most positive supply (V_{CC}) and are between V_{CC} and V_{EE} .

Absolute Maximum Ratings

Parameter	Description	Condition	Min.	Max.	Unit
V_{CC}	Positive Supply Voltage	Non-Functional	-0.3	4.6	V
V_{EE}	Negative Supply Voltage	Non-Functional	-4.6	0.3	V
T_S	Temperature, Storage	Non-Functional	-65	+150	°C
T_J	Temperature, Junction	Non-Functional		150	°C
ESD_h	ESD Protection	Human Body Model		2000	V
M_{SL}	Moisture Sensitivity Level			3	N.A.
Gate Count	Total Number of Used Gates	Assembled Die		50	gates

Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

Operating Conditions

Parameter	Description	Condition	Min.	Max.	Unit
I_{BB}	Output Reference Current	Relative to V_{BB}		200	uA
L_{U_I}	Latch Up Immunity	Functional, typical		100	mA
T_A	Temperature, Operating Ambient	Functional	-40	+85	°C
\emptyset_{Jc}	Dissipation, Junction to Case	Functional		37 ^[3]	°C/W
\emptyset_{Ja}	Dissipation, Junction to Ambient	Functional		132 ^[3]	°C/W
I_{EE}	Maximum Quiescent Supply Current	V_{EE} pin		130 ^[4]	mA
C_{IN}	Input pin capacitance			3	pF
L_{IN}	Pin Inductance			1	nH
V_{IN}	Input Voltage	Relative to V_{CC} ^[5]	-0.3	$V_{CC} + 0.3$	V
V_{TT}	Output Termination Voltage	Relative to V_{CC} ^[5]		$V_{CC} - 2$	V
V_{OUT}	Output Voltage	Relative to V_{CC} ^[5]	-0.3	$V_{CC} + 0.3$	V
I_{IN}	Input Current ^[6]	$V_{IN} = V_{IL}$, or $V_{IN} = V_{IH}$		150	uA

PECL/HSTL DC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
V_{CC}	Operating Voltage	$2.5V \pm 5\%$, $V_{EE} = 0.0V$ $3.3V \pm 5\%$, $V_{EE} = 0.0V$	2.375 3.135	2.625 3.465	V
V_{CMR}	PECL Input Differential Crosspoint Voltage ^[7]	Differential operation	1.2	V_{CC}	V
V_X	HSTL Input Differential Crosspoint Voltage ^[8]	Standard Load Differential Operation	0.68	0.9	V
V_{OH}	Output High Voltage	$I_{OH} = -30 \text{ mA}^{[9]}$	$V_{CC} - 1.25$	$V_{CC} - 0.7$	V
V_{OL}	Output Low Voltage $V_{CC} = 3.3V \pm 5\%$ $V_{CC} = 2.5V \pm 5\%$	$I_{OL} = -5 \text{ mA}^{[9]}$	$V_{CC} - 1.995$ $V_{CC} - 1.995$	$V_{CC} - 1.5$ $V_{CC} - 1.3$	V
V_{IH}	Input Voltage, High	Single-ended operation	$V_{CC} - 1.165$	$V_{CC} - 0.880^{[10]}$	V
V_{IL}	Input Voltage, Low	Single-ended operation	$V_{CC} - 1.945^{[10]}$	$V_{CC} - 1.625$	V

Notes:

3. Theta JA EIA JEDEC 51 test board conditions (typical value); Theta JC 883E Method 1012.1.
4. Power Calculation: $V_{CC} * I_{EE} + 0.5 (I_{OH} + I_{OL}) (V_{OH} - V_{OL})$ (number of differential outputs used); I_{EE} does not include current going off chip.
5. where V_{CC} is $3.3V \pm 5\%$ or $2.5V \pm 5\%$.
6. Inputs have internal pull-up/pull-down or biasing resistors which affect the input current.
7. Refer to Figure 1.
8. $V_X(AC)$ is the crosspoint of the differential HSTL input signal. Normal AC operation is obtained when the crosspoint is within the $V_X(AC)$ range and the input swing lies within the $V_{DIF}(AC)$ specification. Violation of $V_X(AC)$ or $V_{DIF}(AC)$ impacts the device propagation delay, device and part-to-part skew. Refer to Figure 2.
9. Equivalent to a termination of 50Ω to VTT. $I_{OHHMIN} = (V_{OHHMIN} - V_{TT})/50$; $I_{OHHMAX} = (V_{OHHMAX} - V_{TT})/50$; $I_{OLMIN} = (V_{OLMIN} - V_{TT})/50$; $I_{OLMAX} = (V_{OLMAX} - V_{TT})/50$.
10. V_{IL} will operate down to V_{EE} ; V_{IH} will operate up to V_{CC} .

ECL DC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
V_{EE}	Negative Power Supply	$-2.5V \pm 5\%$, $V_{CC} = 0.0V$ $-3.3V \pm 5\%$, $V_{CC} = 0.0V$	-2.625 -3.465	-2.375 -3.135	V
V_{CMR}	ECL Input Differential cross point voltage ^[7]	Differential operation	$V_{EE} + 1.2$	0V	V
V_{OH}	Output High Voltage	$I_{OH} = -30 \text{ mA}^{[9]}$	-1.25	-0.7	V
V_{OL}	Output Low Voltage $V_{EE} = -3.3V \pm 5\%$ $V_{EE} = -2.5V \pm 5\%$	$I_{OL} = -5 \text{ mA}^{[9]}$	-1.995 -1.995	-1.5 -1.3	V
V_{IH}	Input Voltage, High	Single-ended operation	-1.165	-0.880 ^[10]	V
V_{IL}	Input Voltage, Low	Single-ended operation	-1.945 ^[10]	-1.625	V

AC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
V_{PP}	ECL/PECL Input Differential Input Voltage ^[7]	Differential operation	0.1	1.3	V
V_{CMRO}	Output Common Voltage Range (typ.)			$V_{CC} - 1.425$	V
f_{CLK}	Input Frequency	50% duty cycle Standard load	-	1.5	GHz
T_{PD}	Propagation Delay CLKA or CLKB to Output pair ^[12]	PECL, ECL = 660 MHz HSTL < 1GHz	280 280	650 750	ps ps
V_{DIF}	HSTL Differential Input Voltage ^[11]	Duty Cycle Standard Load Differential Operation	0.4	1.9	V
V_X	HSTL Input Differential Crosspoint Voltage ^[8]	Standard Load Differential Operation	0.68	0.9	V
V_o	Output Voltage (peak-to-peak; see Figure 2)	< 1 GHz	0.375	-	V
$t_{sk(0)}$	Output-to-output Skew	660 MHz ^[12] , See Figure 3	-	50	ps
$t_{sk(P)}$	Part-to-Part Output Skew	660 MHz ^[12]	-	150	ps
T_{PER}	Output Period Jitter (rms) ^[13]	660 MHz ^[12]	-	0.8	ps
$t_{sk(P)}$	Output Pulse Skew ^[14]	660 MHz ^[12] , See Figure 3	-	50	ps
T_R, T_F	Output Rise/Fall Time (see Figure 2)	660 MHz 50% duty cycle Differential 20% to 80%	0.08	0.3	ns

Notes:

11. V_{DIF} (AC) is the minimum differential HSTL input voltage swing required to maintain AC characteristics including tkpd and device-to-device skew.

12. 50% duty cycle; standard load; differential operation.

13. For 3.3V supplies. Jitter measured differentially using an Agilent 8133A Pulse Generator with an 8500A LeCroy Wavemaster Oscilloscope using at least 10,000 data points.

14. Output pulse skew is the absolute difference of the propagation delay times: $| t_{PLH} - t_{PHL} |$.

Timing Definitions




Figure 1. PECL/ECL Input Waveform Definitions




Figure 2. HSTL Differential Input Waveform Definitions




Figure 3. ECL/LVPECL Output




Figure 4. Propagation Delay (T_{PD}), output pulse skew ($|t_{PLH}-t_{PHL}|$), and output-to-output skew ($t_{SK(O)}$) for both CLKA or CLKB to Output Pair, PECL/ECL to PECL/ECL

Test Configuration

Standard test load using a differential pulse generator and differential measurement instrument.




Figure 5. CY2DP314 AC Test Reference

Applications Information

Termination Examples




Figure 6. Standard LVPECL – PECL Output Termination




Figure 7. Driving a PECL/ECL Single-ended Input





Figure 8. Low-voltage Positive Emitter-coupled Logic (LVPECL) to a Low-voltage Differential Signaling (LVDS) Interface



One output is shown for clarity


Figure 9. Termination for LVPECL to H I SL Interface for V_{C C}=2.5V would use X=50 Ohms, Y=2300 Ohms, and Z=1000 Ohms. See application note entitled PECL Translation, SAW Oscillators, and Specs for Other Signalling Standards and Supplies

Ordering Information

Part Number	Package Type	Product Flow
CY2DP314OI	20-pin SSOP	Industrial, -40° to 85°C
CY2DP314OIT	20-pin SSOP – Tape and Reel	Industrial, -40° to 85°C
Lead-free		
CY2DP314OXI	20-pin SSOP	Industrial, -40° to 85°C
CY2DP314OXIT	20-pin SSOP – Tape and Reel	Industrial, -40° to 85°C

Package Drawing and Dimensions

20-Lead (5.3 mm) Shrunk Small Outline Package O20



51-85077-*C

FastEdge is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

**CY2DP314****Document History Page**

Document Title: CY2DP314 FastEdge™ SERIES 1 of 2:4 Differential Clock/Data Fanout Buffer Document Number: 38-07550				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	126779	06/13/03	RGL	New data sheet
*A	128940	08/19/03	RGL	Changed the operation value from 1.5 GHz, reduced swing to 3 GHz to from DC to above 1.5 GHz Changed V_{CC} value in the I_{IN} parameter from 3.6V to 3.645V. Changed the V_{OL} min value from $V_{CC}-1.9$ to $V_{CC}-1.945$ Changed the I_{EE} max value from 48 mA to 130 mA Specified the max input frequency (F_{CLK}) to 2200 MHz Specified the TTB max value to 250 ps
*B	207710	See ECN	RGL	Added Junction Temperature (T_J) parameter in the Absolute Max. Conditions table Replaced I_{CC} calculation with power calculation in the footnote
*C	237748	See ECN	RGL	Provided data for TBDs to match the device
*D	247603	See ECN	RGL/GGK	Changed V_{OH} and V_{OL} to match the Char Data
*E	270151	See ECN	RGL	Removed all V_{BB} references Added Lead-free devices