## 查询SN74LVC1G86DBVR供应商

# 捷多邦,专业PCB打样工厂,24小时加急SN474LVC1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE

**DBV OR DCK PACKAGE** 

(TOP VIEW)

YEA, YEP, YZA, OR YZP PACKAGE

(BOTTOM VIEW)

0340

01 50

A

В

GND

GND

B 0 2

SCES222K - APRIL 1999 - REVISED SEPTEMBER 2003

Vcc

- Available in the Texas Instruments NanoStar<sup>™</sup> and NanoFree<sup>™</sup> Packages
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 4 ns at 3.3 V
- Low Power Consumption, 10-μA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information

This single 2-input exclusive-OR gate is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

The SN74LVC1G86 performs the Boolean function  $Y = A \oplus B$  or  $Y = \overline{AB} + A\overline{B}$  in positive logic.

A common application is as a true/complement element. If the input is low, the other input is reproduced in true form at the output. If the input is high, the signal on the other input is reproduced inverted at the output.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>‡</sup>	
-	NanoStar™ – WCSP (DSBGA) 0.17-mm Small Bump – YEA	a 218	SN74LVC1G86YEAR	
	NanoFree™ – WCSP (DSBGA) 0.17-mm Small Bump – YZA (Pb-free)	Beel of 2000	SN74LVC1G86YZAR	
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	- Reel of 3000	SN74LVC1G86YEPR	CH_
-40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)		SN74LVC1G86YZPR	
	SOT (SOT-23) – DBV	Reel of 3000	SN74LVC1G86DBVR	C86
	301 (301-23) - DBV	Reel of 250	SN74LVC1G86DBVT	C00_
		Reel of 3000	SN74LVC1G86DCKR	СН
	SOT (SC-70) – DCK	Reel of 250	SN74LVC1G86DCKT	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

<sup>‡</sup>DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition  $(1 = \text{SnPb}, \bullet = \text{Pb-free})$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Star and NanoFree are trademarks of Texas Instruments.



SCES222K – APRIL 1999 – REVISED SEPTEMBER 2003

## description/ordering information (continued)


NanoStar<sup>™</sup> and NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

FU	FUNCTION TABLE						
INP	UTS	OUTPUT					
Α	В	Y					
L	L	L					
L	Н	н					
Н	L	н					
н	н	L					

## exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.




These are five equivalent exclusive-OR symbols valid for an SN74LVC1G86 gate in positive logic; negation may be shown at any two ports.

#### LOGIC-IDENTITY ELEMENT




The output is active (low) if all inputs stand at the same logic level (i.e., A = B).

#### EVEN-PARITY ELEMENT



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

#### ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.



SCES222K - APRIL 1999 - REVISED SEPTEMBER 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>		–0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high	-impedance or power-off state, VO	
(see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high	or low state, V <sub>O</sub>	
(see Notes 1 and 2)		0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)		
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)		
Continuous output current, I <sub>O</sub>		
Continuous current through V <sub>CC</sub> or GND		
Package thermal impedance, $\theta_{JA}$ (see Note 3)		
	DCK package	
	YEA/YZA package	
	YEP/YZP package	
Storage temperature range, T <sub>stg</sub>		

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The value of  $V_{\mbox{CC}}$  is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES222K – APRIL 1999 – REVISED SEPTEMBER 2003

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
\/	Currente unalta na	Operating	1.65	5.5	
VCC	Supply voltage	Data retention only	1.5		v
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		v
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2	v	
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	$0.7 \times V_{CC}$		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
\ <i>L</i>		$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
VIL	Low-level input voltage	$V_{CC} = 3 \vee to 3.6 \vee$		0.8	V
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		$0.3 \times V_{CC}$	
VI	Input voltage		0	5.5	V
VO	Output voltage		0	VCC	V
		V <sub>CC</sub> = 1.65 V		-4	
		V <sub>CC</sub> = 2.3 V		-8	
ЮН	High-level output current			-16	mA
				-24	
		V <sub>CC</sub> = 4.5 V		-32	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
IOL	Low-level output current			16	mA
		V <sub>CC</sub> = 3 V		24	
		$V_{CC} = 4.5 V$		32	
		$V_{CC}$ = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20	V mA mA ns/V
$\Delta t / \Delta v$	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V		ns/V	
		V <sub>CC</sub> = 5 V ± 0.5 V		5	
Тд	Operating free-air temperature	• • •	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES222K - APRIL 1999 - REVISED SEPTEMBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETE	R	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>†</sup>	MAX	UNIT
		I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> -0.1			
		$I_{OH} = -4 \text{ mA}$	1.65 V	55 V 1.2			]
		I <sub>OH</sub> = -8 mA	2.3 V	1.9			
VOH		I <sub>OH</sub> = -16 mA	2.1/	2.4			V
		I <sub>OH</sub> = -24 mA	3 V	2.3		0.1 0.45 0.3 0.4 0.55 0.55	
		I <sub>OH</sub> = -32 mA	4.5 V	3.8	3.8		
		I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1	
		I <sub>OL</sub> = 4 mA	1.65 V	0.45			
		I <sub>OL</sub> = 8 mA	2.3 V	0.3		V	
VOL		I <sub>OL</sub> = 16 mA	2.1/	0.		0.4	V
		I <sub>OL</sub> = 24 mA	3 V			0.55	
		I <sub>OL</sub> = 32 mA	4.5 V			0.55	
lj A or E	3 input	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±5	μA
loff		$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0			±10	μA
ICC		$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	1.65 V to 5.5 V			10	μA
ΔICC		One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 5.5 V			500	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		6		pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

# switching characteristics over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.7		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.	: 3.3 V 3 V	V <sub>CC</sub> : ± 0.		UNIT
		(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A or B	Y	2.1	9.1	1	4.5	0.6	4	0.8	3.3	ns

# switching characteristics over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.	= 3.3 V .3 V	V <sub>CC</sub> : ± 0.		UNIT
		(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A or B	Y	3.5	9.9	1.8	5.5	1.3	5	1	4	ns

# operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		DADAMETED	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT
		FARAMETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	UNIT
	C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	22	22	22	24	pF



SCES222K - APRIL 1999 - REVISED SEPTEMBER 2003



TEST	S1
<sup>t</sup> PLH <sup>/t</sup> PHL	Open
<sup>t</sup> PLZ <sup>/t</sup> PZL	V <sub>LOAD</sub>
<sup>t</sup> PHZ <sup>/t</sup> PZH	GND


٧ı

LOAD CIRCUIT

N N	INF	PUTS	V	V	0	P	N
Vcc	٧I	t <sub>r</sub> /t <sub>f</sub>	VM	VLOAD	сL	RL	$v_\Delta$
$1.8~V\pm0.15~V$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	15 pF	<b>1 Μ</b> Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	VCC	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	15 pF	<b>1 Μ</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	<b>1 Μ</b> Ω	0.3 V
5 V $\pm$ 0.5 V	VCC	≤2.5 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	15 pF	<b>1 Μ</b> Ω	0.3 V

**Timing Input** 

PARAMETER MEASUREMENT INFORMATION



#### ٧<sub>M</sub> 0 V t<sub>su</sub> th ٧ı Data Input ٧M ٧M 0 V **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES ٧ı Output ٧M ۷M Control 0 V - tPLZ tp7I Output VLOAD/2 Waveform 1 S1 at VLOAD Voi + V/ VOL (see Note B) <sup>t</sup>PZH **t**PHZ Output ۷он Waveform 2 $V_{OH} - V_{\Delta}$ ۷м S1 at GND ≈0 V (see Note B) **VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES** LOW- AND HIGH-LEVEL ENABLING

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.

**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS

- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.


#### Figure 1. Load Circuit and Voltage Waveforms



SCES222K - APRIL 1999 - REVISED SEPTEMBER 2003


٧ı





TEST	S1
tPLH/tPHL	Open
<sup>t</sup> PLZ <sup>/t</sup> PZL	VLOAD
<sup>t</sup> PHZ <sup>/t</sup> PZH	GND

N N	INF	PUTS	V		•	P	N
Vcc	VI	t <sub>r</sub> /t <sub>f</sub>	VM	VLOAD	сL	RL	$v_\Delta$
$\textbf{1.8 V} \pm \textbf{0.15 V}$	VCC	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	Vcc	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
5 V $\pm$ 0.5 V	Vcc	≤2.5 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	50 pF	<b>500</b> Ω	0.3 V



#### **Timing Input** ٧<sub>M</sub> 0 V t<sub>su</sub> th ٧I Data Input ٧<sub>M</sub> ٧<sub>M</sub> 0 V **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES ٧ı Output ٧M ٧M Control 0 V - tplz <sup>t</sup>PZL Output VLOAD/2 Waveform 1 S1 at VLOAD ٧м Voi + V/ (see Note B) Vol <sup>t</sup>PZH <sup>t</sup>PHZ Output ۷он Waveform 2 $V_{OH} - V_{\Delta}$ ۷м S1 at GND ≈0 V (see Note B) **VOLTAGE WAVEFORMS** ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

# PROPAGATION DELAY TIMES

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 2. Load Circuit and Voltage Waveforms





# PACKAGE OPTION ADDENDUM

18-Feb-2005

# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LVC1G86DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G86DBVT	ACTIVE	SOT-23	DBV	5	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G86DCKR	ACTIVE	SC70	DCK	5	3000	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G86DCKT	ACTIVE	SC70	DCK	5	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G86YEAR	ACTIVE	WCSP	YEA	5	3000	None	SNPB	Level-1-260C-UNLIM
SN74LVC1G86YEPR	ACTIVE	WCSP	YEP	5	3000	None	SNPB	Level-1-260C-UNLIM
SN74LVC1G86YZAR	ACTIVE	WCSP	YZA	5	3000	None	Call TI	Call TI
SN74LVC1G86YZPR	ACTIVE	WCSP	YZP	5	3000	Pb-Free (RoHS)	SNAGCU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. Falls within JEDEC MO-178 Variation AA.




# **MECHANICAL DATA**

MPDS025C - FEBRUARY 1997 - REVISED FEBRUARY 2002

## DCK (R-PDSO-G5)

#### PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-203



YEA (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is tin-lead (SnPb). Refer to the 5 YZA package (drawing 4204151) for lead-free.

TEXAS INSTRUMENTS www.ti.com

NanoStar is a trademark of Texas Instruments.

YZA (R-XBGA-N5)

# DIE-SIZE BALL GRID ARRAY



NOTES:


- This drawing is subject to change without notice. Β.
- C. NanoFree™ package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is lead-free. Refer to the 5 YEA package (drawing 4203167) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY




NOTES:

- This drawing is subject to change without notice. Β.
- C. NanoFree™ package configuration.
- D. This package is lead-free. Refer to the 5 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.

YEP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES:

- This drawing is subject to change without notice. Β.
- C. NanoStar™ package configuration.
- D. This package is tin-lead (SnPb). Refer to the 5 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

#### Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated