查询Z86E23供应商



CUSTOMER PROCUREMENT SPECIFICATION



GENERAL DESCRIPTION

<u> ASILOE</u>

The Z86E23 microcontroller introduces the next level of sophistication to single-chip architecture. The Z86E23 is a member of the Z8 single-chip microcontroller family with 8 Kbytes of EPROM and 236 bytes of general-purpose RAM.

The Z86E23 is a pin compatible, One-Time-Programmable (OTP) version of the Z8614 and Z8602 Keyboard Controller (KBC).

Zilog's CMOS microcontroller offers fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, and easy hardware/software system expansion along with low cost and low power consumption.

The Z86E23 architecture is based on Zilog's 8-bit microcontroller core. The device offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many industrial and advanced scientific applications.

There are two basic address spaces available to support this wide range of configurations: program memory and 236 general-purpose registers.

To unburden the program from coping with real-time problems such as counting/timing, the Z86E23 offers two on-chip counter/timers with a large number of user selectable modes (Block Diagram).

Notes:


All Signals with a preceding front slash, "/", are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:


Connection	Circuit	Device	
Power	V _{cc}	V _{DD}	
Ground	GND	V _{SS}	



GENERAL DESCRIPTION (Continued)




Functional Block Diagram





[⊗] ZiLŒ

PIN DESCRIPTIONS



44-Pin PLCC Pin Assignments

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Мах	Units
V _{CC} T _{STG} T _A	Supply Voltage* Storage Temp Oper Ambient Temp	-0.3 -65	+7.0 +150 †	V C C

Notes:


* Voltages on all pins with respect to GND.

13.0 V Maximum on P33-P30.

† See Ordering Information

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Standard Test Load). Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.



Test Load Diagram

DC CHARACTERISTICS

 $V_{cc} = 4.5 \text{ V to } 5.5 \text{V} @ 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$

Sym	Parameter	Min	Max	Тур*	Unit	Condition
V _{CH}	Clock Input High Voltage	3.8	V _{cc}		V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.3	0.8		V	Driven by External Clock Generator
VIH	Input High Voltage	2.0	$V_{\rm CC}$		V	
V	Input Low Voltage	-0.3	0.8		V	
V _{RH}	Reset Input High Voltage	3.8	$V_{\rm CC}$		V	
V _{RL}	Reset Input Low Voltage	-0.3	0.8		V	
V _{OH}	Output High Voltage	2.0			V	$I_{OH} = -250 \ \mu A \ (Port 2 \ only)$
011	Output High Voltage	2.4			V	$I_{OH} = -250 \mu\text{A}$ (Port 3 only)
$V_{\rm OL}$	Output Low Voltage		0.8		V	I_{OL} = +4.0 mA (See Note (1) below.)
I,	Input Leakage	-10	10		μA	$V_{IN} = 0V, 5.5V$
I _{OL}	Output Leakage	-10	10		μA	$V_{IN}^{IN} = 0V, 5.5V$
I _{IR}	Reset Input Current		-50		μA	$V_{IN}^{IN} = 0V, 5.5V$
I _{cc}	V _{cc} Supply Current		50	25	mA	

Notes:

* Typical @ 25°C

1. A combined total of six I/O pins from Ports 2 and 3 may be used to sink 10 mA each at $0.8V V_{OL}$ (max. three pins per port). These may be used for LEDs or as general-purpose outputs requiring high sink current.

© 1994 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056