




SINGLE SUPPLY QUAD PECL/TTL-TO-PECL

ClockWorks™
SY100S815

FEATURES

- Quad PECL version of popular ECLinPS E111
- Low skew
- Guaranteed skew spec
- TTL enable input
- Selectable TTL or PECL clock input
- Single +5V supply
- Differential internal design
- PECL I/O fully compatible with industry standard
- Internal 75kΩ PECL input pull-down resistors
- Available in 16-pin SOIC package

BLOCK DIAGRAM



DESCRIPTION

The SY100S815 is a low skew 1-to-4 PECL differential driver designed for clock distribution in new, high-performance PECL systems. It accepts either a PECL clock input or a TTL input by using the TTL enable pin TEN. When the TTL enable pin is HIGH, the TTL input is enabled and the PECL input is disabled. When the enable pin is set LOW, the TTL input is disabled and the PECL input is enabled.

The device is specifically designed and produced for low skew. The interconnect scheme and metal layout are carefully optimized for minimal gate-to-gate skew within the device. Wafer characterization and process control ensure consistent distribution of propagation delay from lot to lot. Since the S815 shares a common set of "basic" processing with the other members of the ECLinPS family, wafer characterization at the point of device personalization allows for tighter control of parameters, including propagation delay.

To ensure that the skew specification is met, it is necessary that both sides of the differential output are terminated into 50Ω, even if only one side is being used. In most applications, all nine differential pairs will be used and, therefore, terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on the same package side (i.e. sharing the same VCCO as the pair(s) being used on that side) in order to maintain minimum skew.

PIN CONFIGURATION



PIN NAMES

Pin	Function
EIN, E-IN	Differential PECL Input Pair
TIN	TTL Input
TEN	TTL Input Enable
Q0, Q0 - Q3, Q3	Differential PECL Outputs
VCC	PECL Vcc (+5.0V)
VEE	PECL Ground (0V)



TRUTH TABLE

T _{EN}	E _{IN}	T _{IN}	Q
L	L	X	L
L	H	X	H
H	X	L	L
H	X	H	H

PECL DC ELECTRICAL CHARACTERISTICSV_{CC} = V_{CC0} = +5.0V ± 5%

Symbol	Parameter	T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{IH}	Input HIGH Current	—	—	150	—	—	150	—	—	150	μA
I _{IL}	Input LOW Current	0.5	—	—	0.5	—	—	0.5	—	—	μA
V _{IH}	Input HIGH Voltage ⁽¹⁾	3.835	—	4.120	3.835	—	4.120	3.835	—	4.120	V
V _{IL}	Input LOW Voltage ⁽¹⁾	3.190	—	3.525	3.190	—	3.525	3.190	—	3.525	V
V _{OH}	Output HIGH Voltage ⁽²⁾	V _{CC} -1025	V _{CC} -955	V _{CC} -870	V _{CC} -1025	V _{CC} -955	V _{CC} -870	V _{CC} -1025	V _{CC} -955	V _{CC} -870	mV
V _{OL}	Output LOW Voltage ⁽²⁾	V _{CC} -1890	V _{CC} -1705	V _{CC} -1620	V _{CC} -1890	V _{CC} -1705	V _{CC} -1620	V _{CC} -1890	V _{CC} -1705	V _{CC} -1620	mV
I _{CC}	Power Supply ⁽³⁾ Current	—	53	65	—	53	65	—	60	74	mA

NOTES:

- V_{CC} = V_{CC0} = 5.0V
- V_{IN} = V_{IH} (Max.) or V_{IL} (Min.) Loading with 50Ω to V_{CC} -2V.
- All inputs and outputs open.

TTL DC ELECTRICAL CHARACTERISTICSV_{CC} = V_{CC0} = +5.0V ± 5%

Symbol	Parameter	T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
V _{IH}	Input HIGH Voltage	2.0	—	—	2.0	—	—	2.0	—	—	V	
V _{IL}	Input LOW Voltage	—	—	0.8	—	—	0.8	—	—	0.8	V	
I _{IH}	Input HIGH Current ^{(1),(2)}	—	—	20	—	—	20	—	—	20	μA	
I _{IL}	Input LOW Current ⁽³⁾	—	—	-0.6	—	—	-0.6	—	—	-0.6	mA	
V _{IK}	Input Clamp Voltage ⁽⁴⁾	—	—	-1.2	—	—	-1.2	—	—	-1.2	V	

NOTES:

- V_{IN}=2.7V
- V_{IN}=5.0V
- V_{IN}=0.5V
- I_{IN}=-18mA

AC ELECTRICAL CHARACTERISTICS⁽¹⁻⁶⁾

VCC = VCCO = +5.0V ± 5%

Symbol	Parameter	TA = 0°C			TA = +25°C			TA = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
tPLH tPHL	Propagation Delay to Output ⁽¹⁾ EIN (differential) ⁽²⁾ EIN (single-ended) ⁽³⁾ TIN	430 330 350	— — —	630 730 950	430 330 350	— — —	630 730 950	430 330 350	— — —	630 730 950	ps
tskew	Within-Device skew ⁽⁴⁾	—	25	50	—	25	50	—	25	50	ps
VPP	Minimum PECL ⁽⁵⁾ Input Swing	250	—	—	250	—	—	250	—	—	mV
VCMR	PECL Common ⁽⁶⁾ Mode Range	-1.6	—	-0.4	-1.6	—	-0.4	-1.6	—	-0.4	V
tr tf	Output Rise/Fall Times 20% to 80%	275	375	600	275	375	600	275	375	600	ps


NOTES:

1. Part-to-part skew is defined as Max. — Min. value at the given temperature.
2. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals.
3. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.
4. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.
5. VPP (min.) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The VPP (min.) is AC limited for the S815, as a differential input as low as 50mV will still produce full PECL levels at the output.
6. VCMR is defined as the range within which the VIH level may vary, with the device still meeting the propagation delay specification. The VIL level must be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to VPP (min.).

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100S815ZC	Z16-1	Commercial
SY100S815ZCTR	Z16-1	Commercial

16 LEAD SOIC .300" WIDE (Z16-1)



Rev. 03