



# ZL10039 Digital Satellite Tuner with RF Bypass Data Sheet

July 2005

## Features

- Direct conversion tuner for quadrature down conversion from L-band to Zero IF
- Symbol rate 1-45 MSps
- Excellent sensitivity <-84.5 dBm at 27.5 MSps
- Independent RF AGC and baseband gain control
- Fifth order baseband filters with bandwidth adjustable from 6 to 43 MHz
- Fully integrated alignment-free low phase noise local oscillator
- Selectable RF Bypass
- I<sup>2</sup>C compatible control
- 3.3 Volt Supply
- 28 pin 5x5 mm QFN Package

## Applications

- DVB-S Free-to-Air Satellite receiver systems
- 8PSK Satellite Receiver Systems

## Ordering Information

ZL10039LCG	28 Pin QFN	Trays
ZL10039LCF	28 Pin QFN	Tape and Reel
ZL10039LCG1	28 Pin QFN*	Trays
ZL10039LCF1	28 Pin QFN*	Tape and Reel

\*Pb Free Matte Tin

-10°C to +85°C

## Description

The ZL10039 is a fully integrated direct conversion tuner for digital satellite receiver systems, targeted primarily at free-to-air DVB-S receivers where high sensitivity is a priority. The device also contains a RF Bypass for connecting to a second receiver module.

The ZL10039 is simple to use, requiring no alignment or tuning algorithms and uses a minimum number of external components. The device is programmable via a I<sup>2</sup>C compatible bus.

A complete reference design (ZLE10541) is available using ZL10313 demodulator.




Figure 1 - Basic Block Diagram

---

## Table of Contents

<b>1.0 Circuit Description</b>	<b>6</b>
1.1 Functional Description	6
1.2 Signal Path	6
1.2.1 RF Input	6
1.2.2 Baseband	6
1.2.3 RF bypass	7
1.3 Local Oscillator Generation	7
1.3.1 On Chip VCO	7
1.3.2 PLL Frequency Synthesiser	7
1.4 I2C Interface	8
<b>2.0 Register Map and Programming</b>	<b>9</b>
2.1 PLL Registers	10
2.2 RF Control Register	11
2.3 Base Band Registers	12
2.4 Local Oscillator Registers	13
2.5 General Control Register	15
<b>3.0 Applications Information</b>	<b>16</b>
<b>4.0 Pin Descriptions</b>	<b>19</b>
<b>5.0 Absolute Maximum Ratings</b>	<b>22</b>
<b>6.0 Operating Conditions</b>	<b>22</b>
<b>7.0 Electrical Characteristics</b>	<b>23</b>
<b>8.0 Typical Performance Data</b>	<b>27</b>

---

## List of Figures

Figure 1 - Basic Block Diagram . . . . .	1
Figure 2 - Pin Diagram . . . . .	4
Figure 3 - Detailed Block Diagram . . . . .	5
Figure 4 - Typical Application with ZL10313 Demodulator . . . . .	16
Figure 5 - Gain v. RFAGC at 25°C . . . . .	27
Figure 6 - Gain v RFAGC v. Temperature . . . . .	27
Figure 7 - IIP3 v Gain at 25°C . . . . .	28
Figure 8 - IIP3 v Gain v Temperature . . . . .	28
Figure 9 - IIP2 v Gain at 25°C . . . . .	29
Figure 10 - IIP2 v Gain v Temperature . . . . .	29
Figure 11 - Noise Figure v Freq at 25°C . . . . .	30
Figure 12 - Noise Figure v RFin v Temperature . . . . .	30
Figure 13 - LO Phase Noise at 25°C . . . . .	31
Figure 14 - LO Phase Noise v Temperature . . . . .	31
Figure 15 - RFin, RF Bypass Return Loss . . . . .	32
Figure 16 - RF Bypass Gain v Temperature . . . . .	32
Figure 17 - Baseband Filter Response 26.5 MHz . . . . .	33




Figure 2 - Pin Diagram

Pin #	Name	Description	Pin #	Name	Description
1	Vvar	LO Tuning Voltage	15	QOUT	Q Channel baseband output
2	PAD/REF	Vvar Reference Ground / Continuity Test	16	QOUT	Q Channel baseband output
3	VccVCO	VCO Supply	17	VccBB	Baseband Supply
4	VccLO	LO Supply	18	IOUT	I Channel baseband output
5	LOTEST	LO Test pin - do not connect	19	IOUT	I Channel baseband output
6	RFBYPASS	RF Bypass output	20	SLEEP	Hardware power down input
7	VccRF2	RF Supply	21	SCL	I <sup>2</sup> C Clock
8	VccRF1	RF Supply	22	SDA	I <sup>2</sup> C Data
9	N/C	Not connected	23	P0	General purpose switching output
10	RFIN	RF Input	24	XCAP	Crystal oscillator feedback
11	N/C	Not connected	25	XTAL	Crystal oscillator crystal input
12	N/C	Not connected	26	VccDIG	Digital Supply
13	N/C	Not connected	27	VccCP	Varactor Tuning Supply
14	RFAGC	RF Gain control input	28	PUMP	PLL charge pump output

Table 1 - Pin Names

Note: Ground contact is via underside of package. Pin 2 is connected to ground internally.




Figure 3 - Detailed Block Diagram

## 1.0 Circuit Description

### 1.1 Functional Description

The ZL10039 is a single chip wide band direct conversion tuner with integral RF bypass optimised for digital satellite receiver systems. It provides excellent performance in applications where maximum sensitivity is required.

The device offers a highly integrated solution for a satellite tuner incorporating a low phase noise PLL frequency synthesiser, the quadrature down converter, a fully integrated local oscillator, and programmable baseband channel filters. A minimal number of additional peripheral components are required. The crystal reference source can be also used as the reference for the demodulator.

An I<sup>2</sup>C compatible bus interface controls all of the tuner functionality.

The ZL10039 contains both hardware and software power down modes.

### 1.2 Signal Path

#### 1.2.1 RF Input

The tuner RF input signal at a frequency of 950 – 2150 MHz is fed to the ZL10039 RF input pre-amplifier stage.

The signal handling is designed such that no tracking filter is required to offer immunity to input signal composite overload.

The RF input amplifier feeds an AGC stage, which provides RF gain control. There is additional gain adjustment in the baseband section. The total AGC gain range will guarantee an operating dynamic range of –92 to –10 dBm.

The RF AGC in the ZL10039 is a continually variable gain control stage, and provides the main system AGC set under control of the analogue AGC signal generated by the demodulator.

The analogue RF AGC is optimised for S/N and S/I performance across the full dynamic range. Typical RF AGC characteristic and variation of IIP3, IIP2 and NF are shown in Section 8 - Typical Performance Curves.

The output of the AGC stage is coupled to the quadrature mixer where the RF signal is mixed with quadrature local oscillator signals generated by the on-board local oscillator.

#### 1.2.2 Baseband

The outputs of the quadrature down converter are passed through the baseband filters followed by a programmable baseband gain stage.

The baseband paths are DC coupled. An integrated DC correction loop prevents saturation due to local oscillator self-mixing in the converter section. No external components are required for dc correction.

The baseband filters are 5<sup>th</sup> order Chebychev and provide excellent matching in both amplitude and phase between the I and Q channels. The filters are fully programmable for 3 dB bandwidths from 6 MHz to 43 MHz. The recommended filter bandwidth is related to the required symbol rate by the following equation.

$$-3\text{dB Filter Bandwidth } f_c = \frac{\text{Symbol Rate} \times 1.35}{2 \times 0.8}$$

This equation makes no allowance for LNB tuning offset at low symbol rates < 10MS/s.

The baseband filter uses an automatic tuning algorithm to calibrate the filter bandwidth to the programmed requirement. This removes any variation due to operating conditions and process variations. The automatic tuning

algorithm uses a frequency locked loop, which locks the filter bandwidth to a reference frequency derived from the crystal reference input frequency. Further details are provided in the programming section.

The filters are followed by a programmable gain stage. This provides twelve 1.5 dB gain steps. These can be used for optimising performance at different symbol rates and for adjusting the output level in applications not using ZL10313.

The differential outputs of each channel stage are designed for low impedance drive capability and low intermodulation.

### 1.2.3 RF bypass

The ZL10039 provides a single ended bypass function, which can be used for driving a second receiver module. The electrical characteristics of the RF input are unchanged whether the RF bypass is enabled or disabled.

The RF Bypass powers up in the enabled state and can also operate with the remainder of the device in power down modes.

## 1.3 Local Oscillator Generation

### 1.3.1 On Chip VCO

The local oscillator on the ZL10039 is fully integrated. It consists of three independently selectable oscillator stages with sub bands. The three oscillators and sub-bands are designed to provide optimum phase noise performance over the required tuning range of 950 to 2150 MHz, over operating conditions and process variations.

The local oscillators operate at a harmonic of the required local oscillator frequency and are divided down to the required LO frequency. The required divider ratio is automatically selected by the local oscillator control logic.

The oscillators are fully controlled by an on-chip automatic tuning algorithm. The user simply programs the required LO frequency. The control logic automatically selects the required VCO and sub band to give optimum performance. VCO settling time is minimized as different tuning algorithms are used, depending on the magnitude of the LO frequency change required. This choice of algorithm is also automatic and does not require user intervention.

The oscillator control logic tracks any changes in operating conditions and will retune the VCO if necessary, however hysteresis is built into this function to avoid unnecessary switching.

All oscillator components are included on the chip including the VCO varactor. An external loop filter is required as part of the PLL frequency synthesiser.

### 1.3.2 PLL Frequency Synthesiser

The fully integrated PLL frequency synthesiser section controls the LO frequency. The only external requirements are crystal reference and simple second order loop filter. The PLL can be operated up to comparison frequencies of 2 MHz enabling a wide loop bandwidth for maximizing the close in phase noise performance.

The local oscillator input signal is multiplexed from the active oscillator to an internal preamplifier, which provides gain and reverse isolation from the divider signals. The output of the preamplifier provides the input to a 15-bit fully programmable divider with MN+A architecture incorporating a dual modulus 16/17 prescaler.

The output of the programmable divider is fed to the phase comparator where it is compared in both phase and frequency domain with the comparison frequency. This frequency is derived either from the on-board crystal controlled oscillator or from an external reference source. In both cases the reference frequency is divided down to the comparison frequency by the reference divider, which is programmable into 1 of 15 ratios.

The output of the phase detector feeds a charge pump which combined with an external loop filter integrates the current pulses to control the varactor voltage. The charge pump current is automatically varied by the VCO control logic to compensate for VCO gain variations that are dependent on selected sub band. The varactor control voltage is externally coupled to the oscillator section through the input pin Vvar.


## 1.4 I<sup>2</sup>C Interface

All programming for the ZL10039 is controlled by an I<sup>2</sup>C data bus and is compatible with 3V3 standard mode formats.


Data and Clock are fed in on the SDA and SCL lines respectively as defined by I<sup>2</sup>C bus format. The device can either accept data (write mode), or send data (read mode). The LSB of the address byte (R/W) sets the device into write mode if it is logic '0', and read mode if it is logic '1'. The I<sup>2</sup>C address is fixed at C0 (Write)/C1(Read) in hex format.

The ZL10039 contains 16 control registers. These registers are read/write registers. These registers are addressed as sub-addresses on the I<sup>2</sup>C bus. Registers can be addressed as random access single write/read or random access sequential write and read as shown below.


### Random Access Single Write




### Random Access Sequential Write



### Random Access Single Read



### Random Access Sequential Read



W Write bit

A Acknowledge Bit

N Not Acknowledge

A SLEEP pin is provided. This powers down all sections of the chip including the crystal oscillator and I<sup>2</sup>C interface. The RF bypass function will be operational in this mode providing it has been previously enabled through the I<sup>2</sup>C interface.



## 2.0 Register Map and Programming

The register map is arranged as 16 byte-wide read/write registers grouped by functional block. The registers may be written to and read-back from either sequentially (for lowest overhead) or specifically (for maximum flexibility).

A significant number of bits are used for test and evaluation purposes only and are fixed at logic '0' or '1'. The correct programming for these test bits is shown in the table below. It is essential that these values are programmed for correct operation. When the contents of the registers are read back the value of some bits may have changed from their programmed value. This is due to the internal automatic control which can update registers. Any changes can be ignored.

Read only bits are marked with an asterisk (\*). Any data written to these bits will be ignored.

Registers are set to default settings on applying power. These conditions are shown below and in the applicable tables.

Register	Block	Function							
0	PLL	PLF	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>
1	PLL	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
2	PLL	0	0	C1	C0	R3	R2	R1	R0
3	PLL	X*	1	0	0	0	0	0	0
4	RF Front End	X*	1	1	0	1	1	LEN	0
5	Base Band	BF7	BF6	BF5	BF4	BF3	BF2	BF1	BF0
6	Base Band	0	LF	SF	BR4	BR3	BR2	BR1	BR0
7	Base Band	BLF*	BG3	BG2	BG1	BG0	0	0	0
8	Local Oscillator	FLF*	0	1	0	0	0	0	0
9	Local Oscillator	1	0	1	0	0	0	1	0
A	Local Oscillator	1	1	1	1	0	0	0	1
B	Local Oscillator	X*	X*	1	1	1	0	0	0
C	Local Oscillator	1	1	0	1	0	0	0	0
D	Local Oscillator	X*	X*	X*	1	0	0	0	0
E	Local Oscillator	X*	X*	1	1	0	0	0	0
F	General	PD	CLR	P0	0	ZI3*	ZI2*	ZI1*	ZI0*

**Table 2 - Register Map**

X\* denotes a read only test bit

## 2.1 PLL Registers

There are four registers that control the PLL:

Bit Field	Name	Default	Type	Description
7	PLF	-	R	PLL Lock Flag
6:0	$2^{[14:8]}$	0	R/W	MSB bits of LO Divider register

**Table 3 - Register 0**

The PLF bit is the PLL lock detect circuit output. The PLF bit is set after 64 consecutive comparison cycles in lock. A chip-wide reset initializes the lock detect output to 0.

The  $2^{[14:8]}$  bits are the MSB bits of the LO Divider divide value.

Bit Field	Name	Default	Type	Description
7:0	$2^{[7:0]}$	0	R/W	LSB bits of LO Divider register

**Table 4 - Register 1**

The  $2^{[7:0]}$  bits are the LSB bits of the LO Divider divide value. The division ratio of the LO divider is fully programmable to integer values within the range of 240 to 32767.

**Note** that when the LO Divider divide value is to be changed, the new value is not actually presented to the LO Divider until all of the 15-bit control word  $2^{[14:0]}$  has been programmed. Register 0 and 1 must be therefore be programmed (in any order) before the LO divider is updated even if the only data change is in one of the registers.

Bit Field	Name	Default	Type	Description
7:6	-	0	R/W	Test modes
5:4	C[1:0]	0	R/W	Charge pump current
3:0	R[3:0]	0	R/W	Reference divider ratio

**Table 5 - Register 2**

The C[1:0] bits set the programmed charge pump current

C[1]	C[0]	Typ	Units
0	0	400	uA
0	1	550	uA
1	0	750	uA
1	1	1000	uA

**Table 6 - Charge Pump Currents**

The charge pump current is automatically increased to the next setting dependent on the VCO sub band that has been selected by the VCO tuning algorithm. This is to compensate for changes in VCO gain and so provide consistent PLL performance across all sub bands. Programming the highest charge pump value will not allow the value to be incremented, therefore this value should not be programmed.

The value read back for the charge pump current is the actual value in use for the selected sub band.

The R[3:0] bits select the Reference Divider divide ratio. The ratio selected is not a simple binary power-of-two value but through a lookup table, see Table 7- PLL Reference Divider Ratios.

R3	R2	R1	R0	Division Ratio
0	0	0	0	2
0	0	0	1	4
0	0	1	0	8
0	0	1	1	16
0	1	0	0	32
0	1	0	1	64
0	1	1	0	128
0	1	1	1	256
1	0	0	0	3
1	0	0	1	5
1	0	1	0	10
1	0	1	1	20
1	1	0	0	40
1	1	0	1	80
1	1	1	0	160
1	1	1	1	320

**Table 7 - PLL Reference Divider Ratios**

Bit Field	Name	Default	Type	Description
7:0	-	0X40	R/W	Test Modes

**Table 8 - Register 3**

This register controls test modes within the PLL. This should be programmed with the default settings.

## 2.2 RF Control Register

A single register controls RF programmability.

Bit Field	Name	Default	Type	Description
7	-	-	R	Test Modes
6:2	-	11011	R/W	Test Modes
1	LEN	1	R/W	Bypass Enable
0	-	0	R/W	Not used

**Table 9 - Register 4**

The LEN bit enables the RFBYPASS output. With this bit set, the RF Bypass is active even if 'software' or 'hardware' power down has been selected.

### 2.3 Base Band Registers

There are three registers that control the Base Band:

Bit Field	Name	Default	Type	Description
7:0	BF[7:0]	0X3C	R/W	Base Band Filter Cut-Off Frequency

**Table 10 - Register 5**

The bits BF[7:0] control the bandwidth of the baseband filter. An automatic adjustment routine synchronizes the filter bandwidth to a reference frequency derived from the crystal.

Bit Field	Name	Default	Type	Description
7	-	0	R/W	Test Mode
6	LF	0	R/W	Baseband Filter Adjust Disable
5	SF	0	R/W	Baseband Filter Adjust Disable
4:0	BR[4:0]	1000	R/W	Base Band Reference Division Ratio

**Table 11 - Register 6**

The LF and SF bits disable the baseband filter adjustment. It is recommended that these bits are set after programming the filter bandwidth to prevent interactions within the circuit. These bits must be reset to enable the baseband filter bandwidth to be reprogrammed.

The BR[4:0] bits set the crystal reference divide ratio. This effectively determines the resolution setting of the baseband filters. The baseband filter settings (BF[7:0]) can be calculated from the following equation.

$$BF[7:0] = \frac{(\text{Filter bandwidth(MHz)} * 5.088 * BR[4:0])}{\text{CrystalFrequency(MHz)}} - 1$$

See Section 3 Applications Information, for a typical programming example.

BR[4:0] = 0 is invalid

Bit Field	Name	Default	Type	Description
7	BLF	-	R	Base Band Lock Flag
6:3	BG[3:0]	0111	R/W	Base Band Gain Select
2:0	-	000	R/W	Test Modes

**Table 12 - Register 7**

The BLF bit indicates that the baseband adjustment has completed and locked.

The control bits BG[3:0] define the gain of the Base Band post-filter amplifier. The following table shows the gain - note this is relative gain. The 1.5 dB gain steps enable the baseband output level to be adjusted and optimise gain distribution for different symbol rates.

BG[3]	BG[2]	BG[1]	BG[0]	Gain (dB)
0	0	0	0	0
0	0	0	1	1.5
0	0	1	0	3.0
0	0	1	1	4.5
0	1	0	0	6.0
0	1	0	1	7.5
0	1	1	0	9.0
0	1	1	1	10.5
1	0	0	0	12.0
1	0	0	1	13.5
1	0	1	0	15.0
1	0	1	1	16.5

Table 13 - BG[3:0] Control of Base Band Post Filter Gain

## 2.4 Local Oscillator Registers

There are seven registers that control the Local Oscillator: These are used primarily for test and evaluation by Zarlink Semiconductor. Although VCO's can be manually programmed, the user is recommended to use the default automatic settings as these provide optimum performance.

Bit Field	Name	Default	Type	Description
7	FLF	-	R	Full Lock Flag
6:0	-	0X20	R/W	Test Modes

Table 14 - Register 8

The FLF bit is the VCO tuning controller lock output and is set when PLL is locked and the automatic VCO tuning is optimised and complete.

Register 9 to Register E are for test modes only. It is however important that these registers are programmed with the values shown.

Bit Field	Name	Default	Type	Description
7:0	-	0XA2	R/W	Test Modes

Table 15 - Register 9

Bit Field	Name	Default	Type	Description
7:0	-	0XF1	R/W	Test Modes

Table 16 - Register A

Bit Field	Name	Default	Type	Description
7:6	-	-	R	Test Modes (read only)
5:0	-	0X38	R/W	Test Modes

Table 17 - Register B

Chip Level Control Register

Bit Field	Name	Default	Type	Description
7:0	-	0XD0	R/W	Test Modes

Table 18 - Register C

Bit Field	Name	Default	Type	Description
7:5	-	-	R	Test Modes (read only)
4:0	-	0X10	R/W	Test Modes

Table 19 - Register D

Bit Field	Name	Default	Type	Description
7:6	-	-	R	Test Modes (read only)
5:0	-	0X30	R/W	Test Modes

Table 20 - Register E

## 2.5 General Control Register

This register controls powerdown and general control functions:

Bit Field	Name	Default	Type	Description
7	PD	1	R/W	Power Down
6	CLR	0	R/W	Clear and reset logic
5	P0	0	R/W	Port 0 control
4	-	0	R/W	Test Mode
3:0	ZI3:0-	-	R	Zarlink identity code (read only)

**Table 21 - Register F**

The PD bit is the 'software' power down control. When this bit is set to 1, all the analogue blocks are powered down with the exception of the Crystal Oscillator. The I<sup>2</sup>C interface will remain active and can still be used to enable the RF Bypass.

Setting the SLEEP input pin high also invokes 'software' power down with the addition of powering down the Crystal Oscillator to produce 'hardware' power down. The RF Bypass will remain active if it has been previously programmed on the I<sup>2</sup>C bus. Note that in 'hardware' power down, the I<sup>2</sup>C interface does not operate.

The CLR bit re-triggers the power-on-reset function. This resets all register values to their power-on reset default value. The CLR bit is itself cleared. Note that the chip-wide reset will reset the I<sup>2</sup>C Interface and the current write sequence used to set this bit will not be acknowledged.

The P0 bit controls the state of the output port according to Table 22.

P0	Output Port State
0	Off, high impedance
1	On, current sinking

**Table 22 - Output Port States**

### Figure 4 - Typical Application with ZL10313 Demodulator



Figure 4 shows a typical application using a ZL10313 as a demodulator. This is available as a reference design (ZLE10541) from Zarlink Semiconductor.

The design uses a standard two layer board. All components are mounted on the upper surface with the lower surface as a ground plane. The RF input does not require any external matching components although a coupling capacitor is required. The RF bypass output requires a series inductor for optimum matching. Good decoupling should be used - these components should be mounted as close to the device as practicable.

All ground contact to the ZL10039 is to the ground 'paddle' on the underside of the package. This must be soldered fully to the board to achieve best thermal and electrical contact. It is recommended that an array of vias (4 x 4) is used to achieve good contact to the ground plane underneath the device

A common crystal reference can be used for the tuner and demodulator. The crystal oscillator capacitors are optimised for a 10.111 MHz reference.

Sensitivity is optimised by minimizing interaction from digital signal activity in the demodulator. This is achieved by filtering in the agc control, and filter networks in the baseband I and Q signals between the demodulator and ZL10039. These networks should be mounted as close to the ZL10039 as possible.

The typical performance from the reference design is shown in the table below:

Parameter	Typ.	Units	Notes
Sensitivity		dBm	QEF 27.5MS/s rate 7/8 No added noise
C/N 27.5MS/s rate 7/8 2e-4 post Viterbi BER	8.2 8.1 8.1	dB dB dB	Input = -69 dBm -45 dBm -23 dBm
C/N 2MS/s rate 7/8 2e-4 post Viterbi BER	8.1 8.0 8.0	dB dB dB	Input = -81dBm -45 dBm -23 dBm
Interference Rejection Ratio 27.5 MS/s rate 7/8. Interferers at -25 dBm	32 35 45	dB dB dB	N+1 N+4 N+10

**Table 23 - Typical Performance using ZL10039and ZL10313**

Further information is provided in ZLE10541 user guides.

The bandwidth of the baseband filter is given by the following expression:

$$fbw = \frac{f_{xtal}}{BR \times 5.088} \times (BF + 1) \quad \text{Equation 1}$$

where:

fbw = the filter bandwidth in MHz within the range 8 MHz to 43 MHz.

fxtal = crystal oscillator frequency in MHz.

BR = decimal value of the bits BR[4:0], range 1-31.

(BR = 0 is not allowed)

BF = decimal value of the register bits BF[7:0], range 0 - 255.

The above equation can be re-arranged as follows

$$BF = \left\lceil fbw \times 5.088 \times \frac{BR}{f_{xtal}} \right\rceil - 1 \quad \text{Equation 2}$$

It is recommended that BR should be set so that  $\frac{f_{xtal}}{BR}$  is approximately 1 MHz

This sets the bandwidth resolution to approximately 200kHz

The value of BF can now be calculated from Equation 2 and rounded to the nearest integer:

Example

Conditions: fxtal = 10.111 MHz, fbw = 26.5 MHz

Choose BR = 10

$$BF = \frac{26.5 \times 5.088 \times 10}{10.111} - 1 = 132.35$$

BF = 132





The actual filter bandwidth is therefore given by:

$$fbw = \frac{10.111}{10} \times (132 + 1) \times \frac{1}{5.088} = 26.43 \text{ MHz}$$

## 4.0 Pin Descriptions

Pin#	Name	Description	Schematic
1	Vvar	LO voltage tuning input.	
2	PAD/REF	Bonded to paddle. Production continuity test for paddle soldering and also ground reference for loop filter.	
3	VccVCO	+3.3 V voltage supply for VCO's.	
4	VccLO	+3.3 V voltage supply for LO circuits.	
5	LOTEST	For Zarlink testing only. Must not connect.	
6	RFBYPASS	RF bypass output. AC couple. Matching circuitry as shown in applications diagram. Do not connect in applications where RF bypass is not required.	
7	VccRF2	+3.3 V voltage supply for RF.	
8	VccRF1	+3.3 V voltage supply for RF.	
9	N/C	Not connected.	
10	RFIN	RF input. AC couple. See applications diagram.	
11	N/C	Not connected.	
12	N/C	Not connected.	
13	N/C	Not connected.	

Pin#	Name	Description	Schematic
14	RFAGC	RF analog gain control input.	
15 16	$\overline{\text{QOUT}}$ QOUT	Q channel baseband differential outputs. AC couple as shown in application diagram.	
17	VccBB	+3.3 V voltage supply for Baseband.	
18 19	$\overline{\text{IOUT}}$ IOUT	I channel baseband differential outputs. AC couple as shown in application diagram.	Same as pin 15,16
20	SLEEP	Hardware power down input. Logic '0' normal mode. Logic '1' - analog sections are powered down including crystal oscillator.	<p>CMOS Digital input</p>
21	SCL	I <sup>2</sup> C serial clock input	<p>CMOS Digital input</p>

Pin#	Name	Description	Schematic
22	SDA	I <sup>2</sup> C serial data input/output	 <p>CMOS Digital input/output</p>
23	P0	Switching port output. Open Drain '0' = disabled (high impedance) '1' = enabled.	 <p>CMOS Digital output</p>
24 25	XCAP XTAL	Reference oscillator crystal inputs. XTAL pin can be used for external reference via 10nF capacitor. See applications diagram for recommended external components (10.111 MHz)	
26	VccDIG	+3.3 V voltage supply for digital logic.	
27	VccCP	+3.3 V voltage supply for varactor tuning.	
28	PUMP	Charge pump output.	

## 5.0 Absolute Maximum Ratings

Parameter	Min.	Max.	Units	Notes
Maximum voltage on any Vcc pin	-0.3	3.6	V	
Maximum voltage between any two Vcc pins		0.3	V	
Maximum voltage on any other pin	-0.3	Vcc + 0.3	V	The voltage on any pin must not exceed 3.6 V
P0 Output current		20	mA	
Maximum RF Input		10	dBm	
Storage temperature	-55	150	°C	
Junction temperature		125	°C	
Package thermal resistance		34	°C/W	Package ground paddle soldered to ground
ESD Protection		1.75	kV	Mil std 883B method 3015 cat1

## 6.0 Operating Conditions

Parameter	Min.	Max.	Units	Notes
Supply Voltage	3.15	3.45	V	
Operating Temperature	-10	+85	°C	
RF Input Frequency	950	2150	MHz	
Baseband I/Q Output load	4.7	15	kΩ pF	

## 7.0 Electrical Characteristics

Test conditions (unless otherwise stated)

$$T_{\text{amb}} = 25^{\circ}\text{C}, V_{\text{ee}} = 0\text{V}, \text{All } V_{\text{cc}} \text{ supplies} = 3.3\text{ V} \pm 5\%$$

Baseband Gain = 9 dB

Baseband filter bandwidth 26.5 MHz

All power levels are referred to  $75\ \Omega$  (0 dBm = 109 dB $\mu$ V)

Specifications refer to total cascaded system of converter/AGC stage and baseband amplifier/filter stage.

Output amplitude of 0.5 Vp-p differential.

Characteristic	Min.	Typ.	Max.	Units	Conditions
Supply Current		145 155	200 215	mA mA	Outputs unloaded. Max Filter bandwidth RF Bypass disabled RF Bypass enabled
Hardware Power Down Software Power Down		0.2 1.7	3	mA mA	No RF input. Crystal oscillator remains operational
<b>System</b>					
Input Return Loss	7	9		dB	$Z_0 = 75\ \Omega$ . Bypass enabled or disabled
Noise Figure DSB		6 7	9 10 13	dB dB dB	At max gain At -70 dBm operating level At -60 dBm operating level
Variation in NF with RF gain adjust			-1	dB/dB	Above -60dBm operating level
Operating dynamic range		-92	-10	dBm	1MS/s
Operating dynamic range		-84	-10	dBm	27.5MS/s
Conversion Gain Max Min	72	78 -10	10	dB dB	RF <sub>agc</sub> = 0.2V RF <sub>agc</sub> = 2.8V
AGC Control Range	68	72		dB	AGC monotonic for RF <sub>agc</sub> from V <sub>ee</sub> to V <sub>cc</sub>
RFAGC input current	-150		150	$\mu$ A	$V_{\text{ee}} \leq \text{RF}_{\text{agc}} \leq V_{\text{cc}}$
System IM2			-23 -30	dBc dBc	Baseband defined, note 1 RF front-end defined, note 2
System IM3			-26 -38	dBc dBc	Note 3 Note 4
IIP2	5			dBm	At -25 dBm input, note 2
IIP3	-5			dBm	At -25 dBm input, note 3

Characteristic	Min.	Typ.	Max.	Units	Conditions
Variation in system second order intermodulation intercept			-1	dB/dB	Note 5
Variation in system third order intermodulation intercept			-1	dB/dB	Note 6
LO second harmonic interference level		-50	-35	dBc	Note 7, all gain settings
Quadrature gain match	-1		1	dB	1.5 to 18 MHz
Quadrature phase match	-3 -5		3 5	deg deg	Baseband Signal = 1.5 MHz Baseband Signal = 18 MHz
I & Q channel in band ripple			1	dB	1.5 to 18 MHz
LO reference sideband spur level on I & Q outputs			-40	dBc	Synthesiser phase detector comparison frequency 500 - 2000 kHz
In band local oscillator leakage to RF input			-65 -55	dBm dBm	950 - 2150 MHz 30 - 950 MHz
Channel lock time			50	ms	Worst case channels
<b>Local Oscillator</b>					
VCO Gain		27		MHz/V	LO = 2 GHz. Note 8
SSB Phase Noise		-83	-76 -96 -110	dBc/Hz dBc/Hz dBc/Hz	10 kHz offset 100 kHz offset 1 MHz offset
Phase Noise floor			-132	dBc/Hz	
Integrated phase jitter			3	deg	10 kHz to 15 MHz
Varactor input current	-10		10	nA	Vvar = 0.5 to 1.3 V
<b>Baseband Filters</b>					
Bandwidth	6		43	MHz	Max specified load
Bandwidth Tolerance	-1		+1	MHz	All bandwidth settings
Time to change filter bandwidth			10	ms	
Total Harmonic Distortion			-30	dBc	1 Vpp differential output at 43 MHz filter bandwidth
<b>RF Bypass</b>					
					Output load = 75 ohms
Gain	-2	1.5	6	dB	
Noise Figure			10	dB	
OIP3		5		dB	Note 9
OIP2	10			dBm	Note 10



Characteristic	Min.	Typ.	Max.	Units	Conditions
Output return loss	9			dB	
Forward Isolation		25		dB	950-2150 MHz. Bypass disabled
Reverse Isolation		25		dB	950-2150 MHz. Bypass enabled or disabled
In band LO leakage			-65	dBm	950-2150 MHz. Bypass enabled or disabled
<b>Synthesiser</b>					
Charge Pump Current	304 422 578 762	400 550 750 1000	552 759 1035 1380	$\mu$ A $\mu$ A $\mu$ A $\mu$ A	
Charge Pump Matching		2		%	V <sub>pin</sub> = 0.5 to 1.3 V
Charge Pump Leakage	-10	+/-3	+10	nA	V <sub>pin</sub> = 0.5 to 1.3 V
Charge Pump Compliance	0.4		V <sub>cc</sub> - 0.4	V	
Crystal Frequency	4		20	MHz	
Recommended crystal series resistance	12	25	50	ohms	10 MHz crystal
Crystal power dissipation		100	500	$\mu$ W	Note 11
Crystal load capacitance		16		pF	Note 11
Crystal oscillator startup time			10	ms	
External reference input frequency	4		20	MHz	ac coupled sinewave
External reference drive level	0.5		2.0	V <sub>pp</sub>	ac coupled sinewave
Phase detector comparison frequency	0.5		2	MHz	
Equivalent phase noise at phase detector		-148		dBc/Hz	10 MHz crystal SSB within PLL loop bandwidth
<b>Interface</b>					
SDA, SCL					
Input high voltage	2.3		3.6	V	
Input low voltage	0		1	V	
Hysteresis		0.4			
Input current	-10		10	$\mu$ A	Input = V <sub>ee</sub> to V <sub>cc</sub> DIG +0.3 V
SDA Output Voltage			0.4	V	I <sub>sink</sub> = 3 mA
SCL clock rate			100	kHz	

Characteristic	Min.	Typ.	Max.	Units	Conditions
External Port P0 Sink Current Leakage Current	3		10	mA $\mu$ A	$V_o = 0.7\text{ V}$ $V_o = V_{cc}$
SLEEP Input Input high voltage Input low voltage	1.9 Vee		3.6 1.0	V V	
Input Current			10	$\mu$ A	$V_{in} = V_{ee} \text{ to } V_{ccDIG}$

- Note 1: AGC set to deliver an output of 0.5 Vp-p with an input CW @ frequency  $f_c$  of -25 dBm, undesired tones at  $f_c+146$  and  $f_c+155$  MHz @ -18 dBm, generating output IM spur at 9 MHz. Measured relative to unwanted signal.
- Note 2: LO set to 2145 MHz and AGC set to deliver a 5 MHz output of 0.5 Vp-p with an input CW @ frequency 2150 MHz of -25 dBm. Undesired tones at 1.05 and 1.1 GHz at -25 dBm generating IM spur at 5 MHz baseband. Measured relative to unwanted signal.
- Note 3: AGC set to deliver an output of 0.5 Vp-p with an input CW @ frequency  $f_c$  of -25 dBm. Two undesired tones at  $f_c+205$  and  $f_c+405$  MHz at -18 dBm, generating output IM spur at 5 MHz.
- Note 4: AGC set to deliver an output of 0.5 Vp-p with an input CW @ frequency  $f_c$  of -25 dBm. Two undesired tones at  $f_c+205$  and  $f_c+405$  MHz at -24 dBm, generating output IM spur at 5 MHz.
- Note 5: Two undesired tones at 1.05 and 1.1 GHz at 0 dBc relative to desired at 2.15 GHz, Local oscillator tuned to 2.145 GHz with AGC set to deliver 0.5 Vp-p differential on desired signal. Desired input signal is varied from -25 dBm to -75 dBm.
- Note 6: Two undesired tones at  $f_c+55$  and  $f_c+105$  MHz at 7 dBc relative to desired at  $f_c$  converted to 5 MHz baseband with local oscillator tuned to  $f_c$  GHz with AGC set to deliver 0.5 Vp-p differential on desired signal. Desired input signal is varied from -30 dBm to -75 dBm, with the undesired amplitude capped at -25 dBm.
- Note 7: The level of 2.01 GHz down converted to baseband relative to 1.01 GHz with the oscillator tuned to 1 GHz.
- Note 8: Reference VCO gain value for loop filter calculations. Using this recommended value then takes into account VCO switching and automatic charge pump current variations.
- Note 9: Two input tones at  $f_c+50$  and  $f_c+100$  MHz at -18 dBm, generating output IM product at  $f_c$ .
- Note 10: IM2 product from two input tones at 1.05 and 1.1 GHz at -18 dBm, generating IM product at 2150 MHz.
- Note 11: Crystal specifications vary considerably and significantly effect the choice of external oscillator capacitor values. Each application may require separate consideration for optimum performance.

8.0 Typical Performance Data




Figure 5 - Gain v. RFAGC at 25°C




Figure 6 - Gain v RFAGC v. Temperature




Figure 7 - IIP3 v Gain at 25°C




Figure 8 - IIP3 v Gain v Temperature




Figure 9 - IIP2 v Gain at 25°C




Figure 10 - IIP2 v Gain v Temperature




Figure 11 - Noise Figure v Freq at 25°C




Figure 12 - Noise Figure v RFin v Temperature




Figure 13 - LO Phase Noise at 25°C









Figure 14 - LO Phase Noise v Temperature

**Figure 15 - RFin, RF Bypass Return Loss****Figure 16 - RF Bypass Gain v Temperature**





**Figure 17 - Baseband Filter Response 26.5 MHz**



SYMBOL	COMMON DIMENSIONS	
	MIN.	MAX.
A	0.80	1.00
A1	0.00	0.05
b	0.18	0.30
D	5.00 BSC	
D2	3.550	3.750
E	5.00 BSC	
E2	3.550	3.750
N	28	
Nd	7	
Ne	7	
$\Phi$	0.50 BSC	
L	0.35	0.45

Conforms to JEDEC MO-220  
Revision I, Variation VHHD-3

## NOTES:

1. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. – 1994.
2. N IS THE NUMBER OF TERMINALS.  
Nd & Ne ARE THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY
3. ALL DIMENSIONS ARE IN MILLIMETERS.
4. LEAD COUNT IS 28
5. PACKAGE WARPAGE MAX 0.08mm.
6. NOT TO SCALE.

© Zarlink Semiconductor 2005 All rights reserved.

ISSUE	1			
ACN	CDCA			
DATE	10June05			
APPRD.				



**ZARLINK**  
SEMICONDUCTOR

Previous package codes

LH

Package Code

LC

Package Outline for 28 Lead QFN (5 x 5mm)  
Full Connecting Bar (FCB), VHHD-3 variation

112083



**For more information about all Zarlink products  
visit our Web Site at  
[www.zarlink.com](http://www.zarlink.com)**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

**TECHNICAL DOCUMENTATION - NOT FOR RESALE**

---