



# ZVN2110A


## TYPICAL CHARACTERISTICS




Output Characteristics




Saturation Characteristics




Voltage Saturation Characteristics



Transfer Characteristics



On-resistance v gate-source voltage



Normalised  $R_{DS(on)}$  and  $V_{GS(th)}$  v Temperature


# N-CHANNEL ENHANCEMENT MODE VERTICAL DMOS FET

# ZVN2110A

ISSUE 2 – MARCH 94

### FEATURES

- \* 100 Volt  $V_{DS}$
- \*  $R_{DS(on)} = 4\Omega$



E-Line  
TO92 Compatible

### ABSOLUTE MAXIMUM RATINGS.

PARAMETER	SYMBOL	VALUE	UNIT
Drain-Source Voltage	$V_{DS}$	100	V
Continuous Drain Current at $T_{amb}=25^\circ C$	$I_D$	320	mA
Pulsed Drain Current	$I_{DM}$	6	A
Gate Source Voltage	$V_{GS}$	$\pm 20$	V
Power Dissipation at $T_{amb}=25^\circ C$	$P_{tot}$	700	mW
Operating and Storage Temperature Range	$T_j; T_{stg}$	-55 to +150	$^\circ C$

### ELECTRICAL CHARACTERISTICS (at $T_{amb} = 25^\circ C$ unless otherwise stated).

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	CONDITIONS.
Drain-Source Breakdown Voltage	$BV_{DSS}$	100		V	$I_D = 1mA, V_{GS} = 0V$
Gate-Source Threshold Voltage	$V_{GS(th)}$	0.8	2.4	V	$I_D = 1mA, V_{DS} = V_{GS}$
Gate-Body Leakage	$I_{GSS}$		20	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
Zero Gate Voltage Drain Current	$I_{DSS}$		1 100	$\mu A$	$V_{DS} = 100V, V_{GS} = 0V$ $V_{DS} = 80V, V_{GS} = 0V, T = 125^\circ C(2)$
On-State Drain Current(1)	$I_{D(on)}$	1.5		A	$V_{DS} = 25V, V_{GS} = 10V$
Static Drain-Source On-State Resistance (1)	$R_{DS(on)}$		4	$\Omega$	$V_{GS} = 10V, I_D = 1A$
Forward Transconductance (1)(2)	$g_{fs}$	250		mS	$V_{DS} = 25V, I_D = 1A$
Input Capacitance (2)	$C_{iss}$		75	pF	$V_{DS} = 25V, V_{GS} = 0V, f = 1MHz$
Common Source Output Capacitance (2)	$C_{oss}$		25	pF	
Reverse Transfer Capacitance (2)	$C_{rss}$		8	pF	
Turn-On Delay Time (2)(3)	$t_{d(on)}$		7	ns	$V_{DD} = 25V, I_D = 1A$
Rise Time (2)(3)	$t_r$		8	ns	
Turn-Off Delay Time (2)(3)	$t_{d(off)}$		13	ns	
Fall Time (2)(3)	$t_f$		13	ns	

(1) Measured under pulsed conditions. Width=300 $\mu s$ . Duty cycle  $\leq 2\%$

# ZVN2110A





## N-CANNEL ENHANCEMENT MODE VERTICAL DMOS FET

ISSUE 2 – MARCH 94

FEATURES

- \* 100 Volt  $V_{DS}$
- \*  $R_{DS(on)} = 4\Omega$

### TYPICAL CHARACTERISTICS



### ABSOLUTE MAXIMUM RATINGS.


PARAMETER	SYMBOL	MIN.
Drain-Source Voltage	$V_{DS}$	100
Continuous Drain Current at $T_{amb}=25^\circ C$	$I_D$	0.8
Pulsed Drain Current	$I_{D1}$	
Gate Source Voltage	$V_{GS}$	
Power Dissipation at $T_{amb}=25^\circ C$	$P_T$	
Operating and Storage Temperature Range	$T_J$	

### ELECTRICAL CHARACTERISTICS (at $T_{amb}$ )


PARAMETER	SYMBOL	MIN.
Drain-Source Breakdown Voltage	$BV_{DSS}$	100
Gate-Source Threshold Voltage	$V_{GS(th)}$	0.8
Gate-Body Leakage	$I_{GSS}$	
Zero Gate Voltage Drain Current	$I_{DSS}$	
On-State Drain Current(1)	$I_{D(on)}$	1.5
Static Drain-Source On-State Resistance (1)	$R_{DS(on)}$	
Forward Transconductance	$g_f$	250

# ZVN2110A


## TYPICAL CHARACTERISTICS




Transconductance v drain current



Transconductance v gate-source voltage



Capacitance v drain-source voltage



Gate charge v gate-source voltage