

HI-8581, HI-8589

September 2006

ARINC 429 LINE DRIVER AND DUAL RECEIVER

GENERAL DESCRIPTION

The HI-8581 and HI-8589 from Holt Integrated Circuits are silicon gate CMOS devices for interfacing a 16-bit parallel data bus directly to the ARINC 429 serial bus. Both devices provide two receivers, an independent transmitter and line driver capability in a single package. The receiver input circuitry and logic are designed to meet the ARINC 429 specifications for loading, level detection, timing, and protocol. The transmitter section provides the ARINC 429 communication protocol and the line driver circuits provide the ARINC 429 output levels.

The 16-bit parallel data bus exchanges the 32-bit ARINC data word in two steps when either loading the transmitter or interrogating the receivers. The data bus interfaces with CMOS and TTL.

The HI-8581 has 37.5 ohms in series with each line driver output. The HI-8589 provides the option to bypass most of the internal output resistance so that external series resistance may be added for lighting protection and still match the 75 ohm characteristic impedance of the ARINC bus.

Each independent receiver monitors the data stream with a sampling rate 10 times the data rate. The sampling rate is software selectable at either 1MHz or 125KHz. The results of a parity check are available as the 32nd ARINC bit. The HI-8581 and HI-8589 examine the null and data timings and will reject erroneous patterns. For example, with a 125 KHz clock selection, the data frequency must be between 10.4 KHz and 15.6 KHz.

The transmitter has a First In, First Out (FIFO) memory to store 8 ARINC words for transmission. The data rate of the transmitter is software selectable by dividing the master clock, CLK, by either 10 or 80. The master clock is used to set the timing of the ARINC transmission within the required resolution.


APPLICATIONS

- Avionics data communication
- Serial to parallel conversion
- · Parallel to serial conversion

FEATURES

- ARINC specification 429 compliant
- Direct receiver and transmitter interface to ARINC bus in a single device
- 16-Bit parallel data bus
- Timing control 10 times the data rate
- Selectable data clocks
- Receiver error rejection per ARINC specification 429
- · Automatic transmitter data timing
- Self test mode
- Parity functions
- Low power
- Industrial & full military temperature ranges

PIN CONFIGURATION (Top View)



44-Pin Plastic Quad Flat Pack (PQFP)

(See page 12 for additional pin configurations)

PIN DESCRIPTION DE LO PIN DE LO PIN

SIGNAL	FUNCTION	DESCRIPTION
Vcc	POWER	+5V ±5%
V+	POWER	+9.5V to +10.5V
V-	POWER	-9.5V to -10.5V
429DI1 (A)	INPUT	ARINC receiver 1 positive input
429DI1 (B)	INPUT	ARINC receiver 1 negative input
429DI2 (A)	INPUT	ARINC receiver 2 positive input
429DI2 (B)	INPUT	ARINC receiver 2 negative input
D/R1	OUTPUT	Receiver 1 data ready flag
D/R2	OUTPUT	Receiver 2 data ready flag
SEL	INPUT	Receiver data byte selection (0 = BYTE 1) (1 = BYTE 2)
EN1	INPUT	Data Bus control, enables receiver 1 data to outputs
EN2	INPUT	Data Bus control, enables receiver 2 data to outputs if EN1 is high
BD15	I/O	Data Bus
BD14	I/O	Data Bus
BD13	I/O	Data Bus
BD12	I/O	Data Bus
BD11	I/O	Data Bus
BD10	I/O	Data Bus
BD09	I/O	Data Bus
BD08	I/O	Data Bus
BD07	I/O	Data Bus
BD06	I/O	Data Bus
GND	POWER	0 V
BD05	I/O	Data Bus
BD04	I/O	Data Bus
BD03	I/O	Data Bus
BD02	I/O	Data Bus
BD01	I/O	Data Bus
BD00	I/O	Data Bus
TX/R	OUTPUT	Transmitter ready flag. Goes low when ARINC word loaded into FIFO. Goes high after transmission and FIFO empty.
PL1	INPUT	Latch enable for byte 1 entered from data bus to transmitter FIFO.
PL2	INPUT	Latch enable for byte 2 entered from data bus to transmitter FIFO. Must follow PL1.
TXA(OUT)	OUTPUT	Line driver output - A side
TXB(OUT)	OUTPUT	Line driver output - B side
ENTX	INPUT	Enable Transmission
CWSTR	INPUT	Clock for control word register
CLK	INPUT	Master Clock input
TX CLK	OUTPUT	Transmitter Clock equal to Master Clock (CLK), divided by either 10 or 80.
MR	INPUT	Master Reset, active low

FUNCTIONAL DESCRIPTION

CONTROL WORD REGISTER

Both the HI-8581 and HI-8589 contain 10 data flip flops whose D inputs are connected to the data bus and clocks connected to CWSTR. Each flip flop provides options to the user as follows:

DATA BUS PIN	FUNCTION	CONTROL	DESCRIPTION		
BDO5	SELF TEST	0 = ENABLE	If enabled, the transmitter's digital outputs are internally connected to the receiver logic inputs		
BDO6	RECEIVER 1 DECODER	1 = ENABLE	If enabled, ARINC bits 9 and, 10 must match the next two control word bits		
BDO7	-	-	If Receiver 1 Decoder is enabled, the ARINC bit 9 must match this bit		
BDO8	BDO8 -		If Receiver 1 Decoder is enabled, the ARINC bit 10 must match this bit		
BDO9	RECEIVER 2 DECODER	1 = ENABLE	If enabled, ARINC bits 9 and 10 must match the next two Control word bits		
BD10	-	-	If Receiver 2 Decoder is enabled, then ARINC bit 9 must match this bit		
BD11	-	-	If Receiver 2 Decoder is enabled, then ARINC bit 10 must match this bit		
BD12	BD12 INVERT 1 = E PARITY		Logic 0 enables normal odd parity and Logic 1 enables even parity output in transmitter 32nd bit		
BD13	XMTR DATA CLK SELECT	0 = ÷10 1 = ÷80	CLK is divided either by 10 or 80 to obtain XMTR data clock		
BD14	RCVR DTA CLK SELECT	0 = ÷10 1 = ÷80	CLK is divided either by 10 or 80 to obtain RCVR data clock		

ARINC 429 DATA FORMAT

The following table shows the bit positions in exchanging data with the receiver or the transmitter. ARINC bit 1 is the first bit transmitted or received.

					В	YTE	: 1									
DATA BUS	BD 15	BD 14	BD 13	BD 12	BD 11	BD 10	BD 09	BD 08	BD 07	BD 06	BD 05	BD 04	BD 03	BD 02	BD 01	BD 00
ARINC BIT	13	12	11	10	9	31	30	32	1	2	3	4	5	6	7	8

					В	YTE	2									
DATA BUS	BD 15	BD 14	BD 13	BD 12	BD 11	BD 10	BD 09		BD 07	BD 06	BD 05	BD 04	BD 03	BD 02	BD 01	BD 00
ARINC BIT	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14

THE RECEIVERS


ARINC BUS INTERFACE

Figure 1 shows the input circuit for each receiver. The ARINC 429 specification requires the following detection levels:

STATE	DIFFERENTIAL VOLTAGE
ONE	+6.5 Volts to +13 Volts
NULL	+2.5 Volts to -2.5 Volts
ZERO	-6.5 Volts to -13 Volts

The HI-8581 and HI-8589 guarantee recognition of these levels with a common mode Voltage with respect to GND less than ±4V for the worst case condition (4.75V supply and 13V signal level).

The tolerances in the design guarantee detection of the above levels, so the actual acceptance ranges are slightly larger. If the ARINC signal is out of the actual acceptance ranges, including the nulls, the chip rejects the data.



FUNCTIONAL DESCRIPTION (cont.)

RECEIVER LOGIC OPERATION

Figure 2 shows a block diagram of the logic section of each receiver.

BIT TIMING

The ARINC 429 specification contains the following timing specification for the received data:

	<u>HIGH SPEED</u>	LOW SPEED
BIT RATE	100K BPS ± 1%	12K -14.5K BPS
PULSE RISE TIME	$1.5 \pm 0.5 \mu sec$	$10 \pm 5 \mu sec$
PULSE FALL TIME	$1.5 \pm 0.5 \mu sec$	10 ± 5 µsec
PULSE WIDTH	$5 \mu sec \pm 5\%$	34.5 to 41.7 µsec

The HI-8581 and HI-8589 accept signals that meet these specifications and rejects outside the tolerances. The way the logic operation achieves this is described below:

- Key to the performance of the timing checking logic is an accurate 1MHz clock source. Less than 0.1% error is recommended.
- 2. The sampling shift registers are 10 bits long and must show three consecutive Ones, Zeros or Nulls to be considered valid data. Additionally, for data bits, the One or Zero in the upper bits of the sampling shift registers must be followed by a Null in the lower bits within the data bit time. For a Null in the word gap, three consecutive Nulls must be found in both the upper and lower bits of the sampling shift register. In this manner the minimum pulse width is guaranteed.

3. Each data bit must follow its predecessor by not less than 8 samples and no more than 12 samples. In this manner the bit rate is checked. With exactly 1MHz input clock frequency, the acceptable data bit rates are as follows:

	<u>HIGH SPEED</u>	LOW SPEED
DATA BIT RATE MIN	83K BPS	10.4K BPS
DATA BIT RATE MAX	125K BPS	15.6K BPS

4. The Word Gap timer samples the Null shift register every 10 input clocks (80 for low speed) after the last data bit of a valid reception. If the Null is present, the Word Gap counter is incremented. A count of 3 will enable the next reception.


RECEIVER PARITY

The receiver parity circuit counts Ones received, including the parity bit, ARINC bit 32. If the result is odd, then "0" will appear in the 32nd bit.

RETRIEVING DATA

Once 32 valid bits are recognized, the receiver logic generates an End of Sequence (EOS). If the receiver decoder is enabled and the 9th and 10th ARINC bits match the control word program bits or if the receiver decoder is disabled, then EOS clocks the data ready flag flip flop to a "1", $\overline{D/R1}$ or $\overline{D/R2}$ (or both) will go low. The data flag for a receiver will remain low until after both ARINC bytes from that receiver are retrieved. This is accomplished by first activating \overline{EN} with SEL, the byte selector, low to retrieve the first byte and then activating \overline{EN} with SEL high to retrieve the second byte. $\overline{EN1}$ retrieves data from receiver 1 and $\overline{EN2}$ retrieves data from receiver 2.

If another ARINC word is received and a new EOS occurs before the two bytes are retrieved, the data is overwritten by the new word.



FUNCTIONAL DESCRIPTION (cont.)

TRANSMITTER

Ablock diagram of the transmitter section is shown in Figure 3.

FIFO OPERATION

The FIFO is loaded sequentially by first pulsing $\overline{PL1}$ to load byte 1 and then $\overline{PL2}$ to load byte 2. The control logic automatically loads the 31 bit word in the next available position of the FIFO. If TX/R, the transmitter ready flag is high (FIFO empty), then 8 words, each 31 bits long, may be loaded. If TX/R is low, then only the available positions may be loaded. If all 8 positions are full, the FIFO ignores further attempts to load data.

DATA TRANSMISSION

When ENTX goes high, enabling transmission, the FIFO positions are incremented with the top register loading into the data transmission shift register. Within 2.5 data clocks the first data bit appears at either TXA(OUT) or TXB(OUT). The 31 bits in the data transmission shift register are presented sequentially to the outputs in the ARINC 429 format with the following timing:

<u>HIGH SPEED</u>	LOW SPEED
10 Clocks	80 Clocks
5 Clocks	40 Clocks
5 Clocks	40 Clocks
40 Clocks	320 Clocks
	10 Clocks 5 Clocks 5 Clocks

The word counter detects when all loaded positions are transmitted and sets the transmitter ready flag, TX/R, high.

TRANSMITTER PARITY

The parity generator counts the ONES in the 31-bit word. If the BD12 control word bit is set low, the 32nd bit transmitted will make parity odd. If the control bit is high, the parity is even.


SELF TEST

If the BD05 control word bit is set low, the digital outputs of the transmitter are internally connected to the logic inputs of the receivers, bypassing the analog bus interface circuitry. Data to Receiver 1 is as transmitted and data to Receiver 2 is the complement. All data transmitted during self test is also present on the TXA(OUT) and TXB(OUT) line driver outputs.

SYSTEM OPERATION

The two receivers are independent of the transmitter. Therefore, control of data exchanges is strictly at the option of the user. The only restrictions are:

- 1. The received data may be overwritten if not retrieved within one ARINC word cycle.
- 2. The FIFO can store 8 words maximum and ignores attempts to load addition data if full.
- 3. Byte 1 of the transmitter data must be loaded first.
- 4. Either byte of the received data may be retrieved first. Both bytes must be retrieved to clear the data ready flag.
- 5. After ENTX, transmission enable, goes high it cannot go low until TX/R, transmitter ready flag, goes high. Otherwise, one ARINC word is lost during transmission.



FUNCTIONAL DESCRIPTION (cont.)

LINE DRIVER OPERATION

The line driver in the HI-8581 and HI-8589 is designed to directly drive the ARINC 429 bus. The two ARINC outputs (TXA(OUT) and TXB(OUT)) provide a differential voltage to produce a +10 volt One, a -10 volt Zero, and a 0 volt Null. Setting Control Register bit 13 to zero causes a slope of 1.5 μs on the ARINC outputs. A one in Control Register bit 13 causes a slope of 10 μs . Timing is set by onchip resistor and capacitor and tested to be within ARINC requirements. No additional hardware is required to control the slope. The HI-8581 has 37.5 ohms whereas the HI-8589 has 10 ohms in series with each line driver output. The HI-8589 is for applications where additional external series resistance is required, such as lightning protection.

REPEATER OPERATION

Repeater mode of operation allows a data word that has been received by the HI-8581 or HI-8589 to be placed directly into its FIFO for transmission. Repeater operation is similar to normal receiver operation. In normal operation, either byte of a received data word may be read from the receiver latches first by use of SEL input. During repeater operation however, the lower byte of the data word must be read first. This is necessary because, as the data is being read, it is also being loaded into the FIFO and the transmitter FIFO is always loaded with the lower byte of the data word first. Signal flow for repeater operation is shown in the Timing Diagrams section.

HI-8581-10 and HI-8589-10

The "-10" versions of the HI-8581 and HI-8589 products require a 10 Kohm resistor to be placed in series with each ARINC input without affecting the ARINC input thresholds. This option is especially useful in applications where external lightning protection is required.

Each ARINC input pin must be connected to the ARINC bus through a 10 Kohm resistor in order for the chip to properly detect the correct ARINC levels. The typical 10 volt differential signal is translated and input to a window comparator and latch. The comparator levels are set so that with the external 10 Kohm resistors, they are just below the standard 6.5 volt minimum ARINC data threshold and just above the 2.5 volt maximum ARINC null threshold.

Please refer to the Holt AN-300 Application Note for additional information and recommendations on lightning protection of Holt line drivers and line receivers.


POWER SUPPLY SEQUENCING


The power supplies should be controlled to prevent large currents during supply turn-on and turn-off. The recommended sequence is V+ followed by Vcc, always ensuring that V+ is the most positive supply. The V- supply is not critical and can be asserted at any time.

MASTER RESET (MR)


On a Master Reset data transmission and reception are immediately terminated, all three FIFOs are cleared as are the FIFO flags at the device pins and in the Status Register. The Control Register is not affected by a Master Reset.


TIMING DIAGRAMS







TIMING DIAGRAMS (cont.)







TIMING DIX GRAMS (Cont.)



ABSOLUTE MAXIMUM RATINGS

Supply Voltages Vcc0.3V to +7V V+ +12.5V V12.5V	Plastic PLCC/PQFP 1.5 W, derate 10mW/°C
Voltage at ARINC inputs29V to +29V	DC Current Drain per pin
Voltage at any other pin0.3V to Vcc +0.3V	Storage Temperature Range:65°C to +150°C
Soldering Temperature (Leads) 280°C for 10 seconds (Package)	

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

Vcc = 5V ±5%, V+ = 10V, V- = -10V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified).

DADAMETED		0.44501	CONDITIONS		LIMITS		
PARAMETER		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
ARINC INPUTS							
Differential Input Voltage: (429DI1(A) to 429DI1(B); 429DI2(A) to 429DI2(B))	ONE ZERO NULL	VIH VIL VNUL	Common mode voltage less than ±4V with respect to GND	6.5 -13.0 -2.5	10.0 -10.0 0	13.0 -6.5 2.5	V V
Input Resistance:	Differential To GND To Vcc	Rı Rg Rh		12 12 12	27 27		K K K K
Input Current:	Input Sink Input Source	IIH II∟		-450		200	μA μA
Input Capacitance:(Guaranteed but not tested) (429DI1(A), 429DI1(B), 429DI2(A) & 429DI2(B))	Differential To GND To Vcc	Cı Cg Ch				20 20 20	pF pF pF
BI-DIRECTIONAL INPUTS					•	•	
	ut Voltage HI ut Voltage LO	VIH VIL		2.1		0.7	V
Input Current:	Input Sink Input Source	lih lil		-1.5		1.5	μA μA
OTHER INPUTS							
	ut Voltage HI t Voltage LO	VIH VIL		3.5		0.7	V
Input Current:	Input Sink Input Source	lih lil		-20		10	μA

DC ELECTRICALO" CHARACTERISTICS (cont.) Vcc = 5V ±5%, V+ = 10V, V- = -10V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified).

DADAMI	PARAMETER		CONDITIONS	LIMITS			LINUT
PARAMETER		SYMBOL CONDITIONS		MIN	TYP	MAX	UNIT
ARINC OUTPUTS							
ARINC output voltage One or zero Null		VDOUT VNOUT	no load and magnitude at pin	4.50 -0.25	5.00	5.50 0.25	V
ARINC output current		Іоит		80			mA
OTHER OUTPUTS							
Output Voltage:	Logic "1" Output Voltage Logic "0" Output Voltage	Voн Vol	Iон = -1.5mA IoL = 2.6mA	2.7		0.4	V
Output Current: (Bi-directional Pins)	Output Sink Output Source	loь loн	VOUT = 0.4V VOUT = VCC - 0.4V	3.0 1.1			mA mA
Output Current: (All Other Outputs)	Output Sink Output Source	loь loн	Vout = 0.4V Vout = Vcc - 0.4V	2.6 1.1			mA mA
Output Capacitance:		Co			15		pF
Operating Voltage Range							
		Vcc		4.75		5.25	V
		V+		9.5		10.5	V
		V-		-9.5		-10.5	V
Operating Supply Current							
Vcc		Icc1				20	mA
V+		IDD1				16	mA
V-		IEE1				16	mA


AC 章恒世代 常 C AL C THAR ACTERISTICS

Vcc = 5V, V+=10V, V-=-10V, GND = 0V, TA = Oper. Temp. Range and fclk = 1MHz $\pm 0.1\%$ with 60/40 duty cycle


DADAMETER	0)/4/201		LIMITS		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
CONTROL WORD TIMING				_	
Pulse Width - CWSTR Setup - DATA BUS Valid to CWSTR HIGH Hold - CWSTR HIGH to DATA BUS Hi-Z	tcwstr tcwset tcwhld	80 50 10			ns ns ns
RECEIVER TIMING					
Delay - Start ARINC 32nd Bit to $\overline{\text{D/R}}$ LOW: High Speed Low Speed	tD/R tD/R			16 128	µs µs
Delay - D/R LOW to EN LOW Delay - EN LOW to D/R HIGH	td/ren tend/r	0		200	ns ns
Setup - SEL to EN LOW Hold - SEL to EN HIGH	tselen tensel	10 10			ns ns
Delay - EN LOW to DATA BUS Valid Delay - EN HIGH to DATA BUS Hi-Z	tendata tdataen		50	100 30	ns ns
Pulse Width - EN1 or EN2 Spacing - EN HIGH to next EN LOW	ten tenen	80 50			ns ns
FIFO TIMING				•	
Pulse Width - PL1 or PL2	tpL	80			ns
Setup - DATA BUS Valid to PL HIGH Hold - PL HIGH to DATA BUS Hi-Z	tDWSET tDWHLD	50 10			ns ns
Spacing - PL1 or PL2	tPL12	0			ns
Delay - PL2 HIGH to TX/R LOW	ttx/r			840	ns
TRANSMISSION TIMING					
Spacing - PL2 HIGH to ENTX HIGH	tPL2EN	0			μs
Delay - 32nd ARINC Bit to TX/R HIGH	tdtx/R			50	ns
Spacing - TX/R HIGH to ENTX LOW	tentx/R	0			ns
LINE DRIVER OUTPUT TIMING					
Delay - ENTX HIGH to TXA(OUT) or TXB(OUT): High Speed Delay - ENTX HIGH to TXA(OUT) or TXB(OUT): Low Speed	tendat tendat			25 200	µs µs
Line driver transition differential times: (High Speed) high to low low to high	tfx trx	1.0 1.0	1.5 1.5	2.0 2.0	μs μs
(Low Speed) high to low low to high	tfx trx	5.0 5.0	10 10	15 15	μs μs
REPEATER OPERATION TIMING		<u>'</u>		'	
Delay - EN LOW to PL LOW	tenpl	0			ns
Hold - PL HIGH to EN HIGH	tplen	0			ns
Delay - TX/R LOW to ENTX HIGH	ttx/ren	0			ns
MASTER RESET PULSE WIDTH	tmr	400			ns
ARINC DATA RATE AND BIT TIMING				± 1%	

AD型行**いたACJHI-858**% HI-8589 PIN CONFIGURATIONS

(See page 1 for the 44-Pin Plastic Quad Flat Pack (PQFP) pin configuration)



ORDERING INFORMATION







HI-8581, HI-8589 PACKAGE DIMENSIONS


inches (millimeters)

44-PIN PLASTIC J-LEAD PLCC





44-PIN CERQUAD J-LEAD





HI-8581, HI-8589 PACKAGE DIMENSIONS

inches (millimeters)

