查询"5962-8854801QA"供应商

									RE	VISI	ONS	3												
LTR					(DESC	RIPT	NOI									DAT	E (YR	-MO-[DA)	A	PPRO	WED	
LIN						DESC.																		
REV																L	L		_					
SHEET										_						L	L	L	<u> </u>	_				
REV									<u> </u>	<u> </u>		<u>.</u>	<u> </u>		▙	_		<u> </u>	-	┞	<u> </u>			
SHEET									<u> </u>	$ldsymbol{ld}}}}}}$					ļ		_	┡		<u> </u>	<u> </u>			
REV STATUS	R	EV						_	_						<u> </u>		_	_	<u> </u>	_			_	
OF SHEETS	SI	1EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	<u> </u>	<u>L_</u>	L	<u> </u>			<u> </u>
STANDAR MILITA DRAW	RY	D		PREPARED BY CHECKED BY WICKOCIRCUITS, MEMORY, DIGITAL, CM ERASABLE PROGRAMMABLE LOGIC DEVICE MONOLITHIC SILICON					MOS															
THIS DRAWING I FOR USE BY ALL AND AGENCII DEPARTMENT (AMSC N/A	DEPART	MEN HE	TS		DRAWING APPROVIDATE 19 MAY 1989 REVISION LEVEL					SIZE A		(CAGE	268		OF	59	62 -	-68	54	B 			

DESC FORM 193 SEP 87

* U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911

ted.

5962-E1283

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with $1.2.1~\rm of$ MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". 1.2 Part number. The complete part number shall be as shown in the following example: 5962-88548 Drawing number Device type Case outline Lead finish per (1.2.1)(1.2.2)MIL-M-38510 1.2.1 Device types. The device types shall identify the circuit function as follows: Generic number Device type Circuit function Access time 01 (see 6.4) 900 gate EPLD 60 ns 1.2.2 Case outline. The case outline shall be as designated in appendix C of MIL-M-38510, and as follows: Outline letter Case outline D-5 (40-lead, 2.096" x 0.620" x 0.225"), dual-in-line package 1/ 1.3 Absolute maximum ratings. -2.0 V dc to 7.0 V dc Supply voltage range, (V_{CC}) ---------2.0 V dc to +13.5 V dc -0.5 V dc to V_{CC} +0.3 V dc 750 mW -65°C to +150°C +200°C Thermal resistance, junction-to-case (θ_{JC}) : Case Q - - - -See MIL-M-38510, appendix C 1.4 Recommended operating conditions. +4.5 V dc to +5.5 V dc -0.3 V dc to +0.8 V dc +2.0 V dc to VCC +0.3 V dc -55°C to +125°C 500 ns maximum 500 ns maximum Clock pins, rise time ------100 ns maximum Clock pins, fall time 100 ns maximum $\underline{1}$ / Lid shall be transparent to permit ultraviolet light erasure. $\underline{2}$ / Minimum dc input voltage is -0.3 V dc. During transitions the inputs may undershoot to -2.0 V dc for periods less than 20 ns under no load conditions. SIZE **STANDARDIZED** Α 5962-88548 MILITARY DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL SHEET DAYTON, OHIO 45444 2 DESC FORM 193A

± U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

Powered by ICminer.com Electronic-Library Service CopyRight 2003

SEP 87

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth table.
- 3.2.2.1 Unprogrammed devices. The truth table for unprogrammed devices for contracts involving no altered Item drawing shall be as specified on figure 2. When required in groups A, B, C, or D (see 4.3), the devices shall be programmed by the manufacturer prior to test.
- 3.2.2.2 <u>Programmed devices</u>. The requirements for supplying programmed devices are not part of this drawing.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range. Additionally the low power standby power mode is disabled. AC testing load conditions are shown on figure 3.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.

STANDARDIZED MILITARY DRAWING	SIZE A			5962-88548	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	3	1	REVISION LEVEL	SHEET 3	,

DESC FORM 193A

SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

	TABLE I.	Elect	trical per	forman	ce charact	eristic	<u>s.</u>				
Test	Symbol	1 4.5	Conditi 55°C < Tc V dc < Vc less other	$\frac{<}{c}$ +125	5 V dc	 Device type			ļ	its Max	 Uni
High level input voltage	VIH					 01 	1, 2	, 3	i –	2/ V _{CC} +0.3	 V
Low level input voltage	VIL					01	1, 2	, 3	-0.3 <u>2</u> /		V
Low level output voltage	V _{OL}	I _{OL}	= 4.0 mA			01	1, 2	, 3	 	0.45	 V
High level TTL output voltage	v _{OH}	IOH	= -4.0 mA			01	1, 2	, 3	2.4	! 	v
High level CMOS output voltage	V _{OH}	IOH	= -2.0 mA			01	1, 2	, 3	3.84	 	V
Input leakage current	II	۷,	= V _{CC} or G	ND		01	1, 2	, 3	-10	10] μ Α
3-state output off current	I _{OZ}	ν ₀ =	· V _{CC} or G	ND		01	1, 2,	, 3	-10	10	 μ Α
V _{CC} supply current <u>3</u> /	Icc	V _{IN}	= 0V or V 1.0 MHz	сс		01	1, 2,	, 3		100	mA
Input capacitance	CIN	meas	= 0 V dc; ured from 4.3.1c	f = 1. pin to	O MHz	01	4			20	 pF
Output capacitance	COUT	meas	= 0 V dc ured from 4.3.1c	; f = 1 pin to	V _{SS}	01	4]] 		20	pF
Clock pin capacitance	 C _{CLK}	meas	= 0 V dc; ured from 4.3.1c	f = 1 pin to	.0 MHz	01	4]] 	 	20	рF
Clk/V _{PP} capacitance	IC _{VPP}	meas	= 0 V dc; ured from 4.3.1c	f = 1 pin to	.0 MHz V _{SS}	01	4] 	80	pF
Functional tests	 	See	4.3.1d			01	7, 8]		
Input to non-registered output 4/	tpD	CL =	50 pF figures 3	and 4		01	9, 10,	11		60	ns
Input to output 4/ enable	t _{PZX}				T	01	9, 10,	11	j	60	ns
ee footnotes at end of tab	ole.									· · · · · ·	
STANDARDIZE MILITARY DRAW			SIZE A					596	2-8854	8	
DEFENSE ELECTRONICS SUP DAYTON, OHIO 454	PLY CENTER	9			REVISION L	EVEL		s	HEET	4	

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-94

河"5062-8854801QA"供应 TABLE 1. Electrical performance characteristics - Continued. Conditions -55°C < T_C < +125°C 4.5 V dc < V_{CC} < 5.5 V dc |Device|Group A Limits Unit Test Symbo1 type |subgroups Max (unless otherwise specified)| Min | 60 Input to output l t_{PXZ} $C_1 = 5 pF$ 19, 10, 11 ns disable 4/ 5/ see figures 3 and 4, output change = 500 mV $C_L = 50 \text{ pF}$ see figures 3 and 4 70 Asynchronous output 01 19, 10, 11 ns tCLR clear time (as applicable) 19, 10, 11 50 Input setup time 4/ tsu 01 ns 01 19, 10, 111 0 ns Input hold time hold tH time Clock high time 2/ 01 19, 10, 11 | 25 tcH ns 01 19, 10, 11 | 25 Clock low time 2/ t_{CL} ns 30 Clock to output delay 01 [9, 10, 11] tcol ns 9, 10, 11 70 Minimum clock period 01 ns tCNT (register output feedback to register input, internal path 3/1 19, 10, 11| 20 MHz Maximum frequency 01 IFMAX (1/t_{SU}) 4/ 6/ 7/ Minimum clock period [9, 10, 11] 80 ns tp2 (tsu + tco1) Internal maximum 01 |9, 10, 11|14.3 MHz frequency (1/t_{CNT})
3/<u>8</u>/ **fCNT** Asynchronous input 19, 10, 11 | 15 ns tASU 2/ 4/ setup time 01 19, 10, 11 15 Asynchronous input ns tAH hold time 2/4/ See footnotes at end of table. STANDARDIZED SIZE Α 5962-88548 MILITARY DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET 5 DAYTON, OHIO 45444

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

	TABLE	I. Electr	rical performance characteristi	ics - Co	ontinued.			
Test		Symbol	Conditions 1/ -55°C < TC < +125°C	Device	Group A	Lim	its	Unit
***		 	4.5 V dc < V _{CC} < 5.5 V dc (unless otherwise specified)	type	subgroups		Max	<u> </u>
Asynchronous clock time	high <u>2</u> /	t _{ACH}	C _L = 50 pF see figures 3 and 4 (as applicable)	01	 9, 10, 11 	25	 	l ns
Asynchronous clock time	low 2/	tACL	 	01	9, 10, 11	25		ns
Asynchronous clock to output delay	4/	t _{AC01}	[01	9, 10, 11		65	l ns
Asynchronous minimu clock period 3/ (register output feedback to regis input, internal p	<u>9</u> / ter	tacnt		01	9, 10, 11	 	70	ns
Asynchronous internamaximum frequency (1/t _{ACNT})		facnt	` 	01	9, 10, 11	14.3		MHz

- 1/ Screening and characterization of ac delay parameters is typically conducted while operating at less than maximum frequency.
- $\underline{2}/$ May not be tested, but shall be guaranteed to the limits specified in table I.
- $\frac{3}{}$ Tested using data pattern specified by device manufacturer, correlated to 24 bit counter and no output loading.
- 4/ All array-dependent delays are specified for an XOR pattern. This pattern involves two product terms and two pure inputs with all other product terms in the macrocell held low by one EPROM pulldown. Other patterns may result in longer delays than those specified. Delays involving only one product term such as tpXZ are specified for an "XOR-like" pattern which involves one pure input switching at a time, and the single product term.
- 5/ Not tested directly, but guaranteed by testing of t_{PD} .
- $\underline{6}$ / f_{MAX} represents the highest frequency for pipelined data.
- $\underline{7}$ / Not tested directly, but derived from t_{SU}.
- 8/ Not tested directly, but derived from t_{CNT}.
- 9/ Not tested directly, but guaranteed by testing of t_{CNT} .
- 10/ Not tested directly, but derived from tacnt.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-88548
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET

DESC FORM 193A

SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988---549-904

本为"5062_00540040_4."(出应商

- 3.5 Processing EPLDS. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.5.1 Erasure of EPLDS. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.5.2 Programmability of EPLDS. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5.
- 3.5.3 Verification of erasure of programmability of EPLDS. When specified, devices shall be verified as either programmed to the specific pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D or E using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - c. All devices shall be tested using the test patterns specified in the footnotes of table I.
 - d. A data retention stress test shall be included as part of the screening procedure (may be performed prior to the internal visual inspection of method 5004 of MIL-STD-883 at the discretion of the manufacturer) and shall consist of the following steps:

STANDARDIZED MILITARY DRAWING	SIZE A		59	962-88548	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	,	REVISION LEVEL		SHEET 7	

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

- <u>-</u>	evice type	01	1		
	Case outline	Q	<u> </u>		
	Terminal number	Terminal symbol	1 1 -1		
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 27 28 29 30 31 32 33 34 35 36 37 38 38 39 40 40 40 40 40 40 40 40 40 40	CLK1 INPUT INPUT INPUT I/O			
FIGUF	RE 1. <u>Termin</u>	al connect	ions.		
STANDARDIZED	Siz		T	· · · · · · · · · · · · · · · · · · ·	
MILITARY DRAWING				5962-88	3548
DEFENSE ELECTRONICS SUPPLY CENT	TER		REVISION LEVEL		SHEET

Powered by ICminer.com Electronic-Library Service CopyRight 2003

Mode	CLK2/V _{PP}	 CLK1/PGM 	I /0	Input
Normal Operation	V _{IL} or V _{IH}	V _{IL} or V _{IH}	 defined by application 	V _{IL} or V _{IH} (data input)
Program	V _{PP} (programming supply)	V _{ILP} (program pulse)	VIHP or VILP (data input)	VIHP or VILP
Veri fy	 Don't care	VHH (verify control)	data out VOH or VOL	VILP OR VIHP

FIGURE 2. Truth table (unprogrammed).


STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-88548


REVISION LEVEL
SHEET
9

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904



Powered by ICminer.com Electronic-Library Service CopyRight 2003



DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

Margin test method

- (1) Each device shall be verified to be erased and subjected to a full functional test. Each device shall then have greater than 99 percent of all user bit locations (except the security bit) programmed and verified.
- (2) Each device shall then be subjected to an unbiased retention bake at 140°C for 72 hours minimum (or equivalent time and temperature implied by an activation energy of 0.4 eV).
- (3) After the retention bake, each device shall again be verified. Each device shall then be electrically tested with guardbanding. A margin voltage of V_{CC} = 5.8 V dc (minimum) shall be used, and each programmed bit shall be verified to maintain the proper logic state. All remaining bits not programmed before retention bake shall be programmed and verified to be programmed except the security bit.
- (4) Any device containing a bit which does not verify as programmed, or erased, as applicable, or which does not maintain the proper logic state during margin testing, shall be rejected and shall not be delivered to this drawing.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} , C_{OUT} , C_{CLK} and C_{YPP} measurements) shall be measured only for the initial qualification and after process or design changes which may affect capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.
 - d. As a minimum, subgroups 7 and 8 shall consist of verifying the EPLD pattern as specified in footnotes of table I.
 - e. All devices selected for testing shall be programmed as specified in the footnotes of table I. After completion of all testing, the devices shall be erased and verified to be erased.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein, using test pattern specified in table I footnotes.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition D or E using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88548
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12

DESC FORM 193A

SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1968-549-904

查询<u>"5962-8854801QA"供应</u>商

TABLE II. Electrical test requirements.

 MIL-STD-883 test requirements 	Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	1
 Final electrical test parameters (method 5004) for programmed devices	1*,2,3,7,8, 9,10,11
 Final electrical test parameters (method 5004) for unprogrammed devices	1*,2,3,7,8
 Group A test requirements (method 5005)	1,2,3,4**,7, 8,9,10,11
Groups C and D end-point electrical parameters (method 5005)	2,3,7,8,10

^{*} PDA applies to subgroup 1.

- 4.4 Erasing procedures. The recommended erasure procedure is exposing to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of fifteen (15) Ws/cm. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 W/cm power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is 7258 Ws/cm (1 week at 12,000 W/cm). Exposure of the device to high intensity UV light for long periods may cause permanent damage.
- 4.5 Programming procedures. The programming procedures shall be as specified by the device manufacturer.
- 4.6 Electrostatic discharge sensitivity (ESDS). Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015 and MIL-M-38510 for initial testing and after any design or process changes which may affect input or output protection circuitry. The option to categorize devices as ESD sensitive without performing the test is not allowed. Only those device types that pass ESDS testing at 2,000 volts or greater shall be considered as conforming to the requirements of this drawing.
 - 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88548
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

^{**} See 4.3.1c.

- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
- 6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to DESC-ECS.

	Vendor CAGE number	Vendor similar part number <u>1</u> /
5962-8854801QX	67183 34649	EP900DM883B MD5C090

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE
numberVendor name
and address34649Intel Corporation
5000 W. Chandler Boulevard
Chandler, AZ 8522667183Altera Corporation
3525 Monroe Street

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A 5962-88548

REVISION LEVEL SHEET 14

Santa Clara, CA 95051

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1986—549-904

014583 _ _ _