



1.1 Scope.

This specification covers the detail requirements for a monolithic CMOS, microprocessor compatible 8-bit analog-to-digital converter which was a half-flash conversion technique to achieve a conversion time of 1.6 μ s. The converter has a 0V to +5V analog input voltage range with a single +5V supply.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number ¹
-1	AD7820T(X)/883B
-2	AD7820U(X)/883B

NOTE

¹See paragraph 1.2.3 for package identifier.

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-20	20-Pin Cerdip
E	E-20A	20-Contact LCC

1.3 Absolute Maximum Ratings. ($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{DD} to DGND	0V, +7V
Digital Input Voltage to GND (Pins 6-8, 13)	-0.3V, V_{DD}
Digital Output Voltage to GND (Pins 2-5, 14-18)	-0.3V, V_{DD}
$V_{REF}(+)$ to GND	$V_{REF}(-)$, V_{DD}
$V_{REF}(-)$ to GND	0V, $V_{REF}(+)$
V_{IN} to GND	-0.3V, V_{DD}
Operating Temperature Range	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering 10sec)	+300°C
Power Dissipation (Any Package) to +75°C	450mW
Derates above +75°C by	6mW/°C

1.5 Thermal Characteristics.

Thermal Resistance $\theta_{JC} = 35^\circ\text{C/W}$ for Q-20 and E-20A
 $\theta_{JA} = 120^\circ\text{C/W}$ for Q-20 and E-20A

AD7820—SPECIFICATIONS

Table 1.

Test	Symbol	Design Limit	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition ^{1,2}	Units
Resolution	RES	-1, 2	8			This is the minimum resolution for which no missing codes are guaranteed.	Bits
Total Unadjusted Error ³	TUE	-1	1	1			± LSB max
		-2	1/2	1	1/2	1/2	
Analog Input Leakage Current	I _{IN}	-1, 2	3	3	3		± μA max
Analog Input Capacitance	C _I	-1, 2	45				pF typ
Reference Input Resistance	R _I	-1, 2	1	1	1		kΩ min
			4	4	4		kΩ max
Digital Input High Level	V _{IH}	-1, 2	2.4	2.4	2.4	CS, WR, RD	V min
			3.5	3.5	3.5	Mode (Pin 7)	
Digital Input Low Level	V _{IL}	-1, 2	0.8	0.8	0.8	CS, WR, RD	V max
			1.5	1.5	1.5	Mode (Pin 7)	
Digital Input High Current	I _{IH}	-1, 2	1.0	1.0	1.0	CS, RD	μA max
			3.0	3.0	3.0	WR	
			200.0	200.0	200.0	Mode (Pin 7)	
Digital Input Low Current	I _{IL}	-1, 2	1.0	1.0	1.0	CS, WR, RD Mode (Pin 7)	- μA max
Digital Input Capacitance	C _I	-1, 2	8.0			CS, WR, RD Mode (Pin 7)	pF max
Digital Output High Level	V _{OH}	-1, 2	4.0	4.0	4.0	DB0-DB7, OPL, INT I _{SOURCE} = 360μA	V min
Digital Output Low Level	V _{OL}	-1, 2	0.4	0.4	0.4	DB0-DB7, OPL, INT I _{SINK} = 1.6mA	V max
Digital Output Low Level	V _{OL}	-1, 2	0.4			RDY; I _{SINK} = 2.6mA	V max
Floating State Leakage Current	I _{OUT}	-1, 2	3.0	3.0	3.0	DB0-DB7	μA max
Digital Output Capacitance	C _{OUT}	-1, 2	8.0			(Typically 5pF)	pF max
Slew Rate, Tracking		-1, 2	0.1				V/μs
Supply Current from V _{DD}	I _{DD}	-1, 2	15.0	20.0	20.0	CS = RD = 0V	mA max
Power Supply Sensitivity		-1, 2	1/4	1/4	1/4	V _{DD} = 5V ± 5%	± LSB max
CS to RD/WR Setup Time	t _{CS}	-1, 2	0				ns min
CS to RD/WR Hold Time	t _{CH}	-1, 2	0				ns min
CS to RDY Delay. Pull-Up Resistor 2kΩ ⁴	t _{RDY}	-1, 2	100			70ns max at +25°C	ns max
Conversion Time (RD Mode)	t _{CRD}	-1, 2	2.5	1.6	2.5		μs max
Data Access Time (RD Mode) ⁵	t _{ACCD}	-1, 2	t _{CRD} + 50			(t _{CRD} + 20) ns max at +25°C	ns max
RD to INT Delay (RD Mode) ⁴	t _{INTH}	-1, 2	225			175ns max at +25°C	ns max
Data Hold Time ⁶	t _{DH}	-1, 2	100			60ns max at +25°C	ns max
Delay Time Between Conversions	t _P	-1, 2	600			500ns min at +25°C	ns min
Write Pulse Width	t _{WR}	-1, 2	600				ns max
			50				ns max
Delay Time Between WR and RD Pulses	t _{RD}	-1, 2	700			600ns max at +25°C	ns min
Data Access Time ⁵ (WR/RD Mode, See Fig. 4)	t _{ACCI}	-1, 2	250			160ns max at +25°C	ns max
RD to INT Delay	t _{RI}	-1, 2	225			140ns max at +25°C	ns max
WR to INT Delay ⁴	t _{INTL}	-1, 2	1700			1000ns max at +25°C	ns max

Test	Symbol	Device	Design Limit $T_{min} - T_{max}$	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition ¹	Units
Data Access Time ² (WR/RD Mode, See Fig. 3)	t_{ACC2}	- 1, 2	110				70ns max at +25°C	ns max
WR to INT Delay (Stand-Alone Operation) ⁴	t_{IHWR}	- 1, 2	150				100ns max at +25°C	ns max
Data Access Time after INT (Stand-Alone Operation)	t_{ID}	- 1, 2	75				50ns max at +25°C	ns max

NOTES

¹ $V_{DD} = +5V$; $V_{REF}(+) = +5V$; $V_{REF}(-) = GND = 0V$ unless otherwise specified. Specifications apply for RD mode (Pin 7 = 0V).

²All input control signals are specified with $t_r = t_f = 20ns$ (10% to 90% of +5V) and timed from a voltage level of +1.6V.

³Includes gain error, offset error and linearity error.

⁴ $C_L = 50pF$.

⁵Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.

⁶Defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2.




Figure 1. Load Circuits for Data Access Time Test





Figure 2. Load Circuits for Data Hold Time Test


3.2.1 Functional Block Diagram and Terminal Assignments.



3.2.4 Microcircuit Technology Group.



This microcircuit is covered by technology group (81).

E Package (LCC)



4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).



5.0 Digital Interface.

The AD7820 has two basic interface modes which are determined by the status of the MODE pin. When this pin is low the converter is in the RD mode, with this pin high the AD7820 is set up for the WR-RD mode.

5.1 WR-RD Mode.

In the WR-RD mode, pin 6 is configured as the WRITE input for the AD7820. With $\overline{CS}$ low, conversion is initiated on the falling edge of $\overline{WR}$. Two options exist for reading data from the converter.

In the first of these options the processor waits for the $\overline{INT}$ status line to go low before reading the data (see Figure 3). $\overline{INT}$ typically goes low 700ns after the rising edge of $\overline{WR}$. It indicates that conversion is complete and that the data result is in the output latch. With $\overline{CS}$ low, the data outputs (DB0-DB7) are activated when $\overline{RD}$ goes low. $\overline{INT}$ is reset by the rising edge of $\overline{RD}$ or $\overline{CS}$.




Figure 3. WR-RD Mode ($t_{RD} > t_{INTL}$)

The alternative option can be used to shorten the conversion time. To achieve this, the status of the $\overline{\text{INT}}$ line is ignored and $\overline{\text{RD}}$ can be brought low 600ns after the rising edge of $\overline{\text{WR}}$. In this case $\overline{\text{RD}}$ going low transfers the data result into the output latch and activates the data outputs (DB0-DB7). $\overline{\text{INT}}$ also goes low on the falling edge of $\overline{\text{RD}}$ and is reset on the rising edge of $\overline{\text{RD}}$ or $\overline{\text{CS}}$. The timing for this interface is shown in Figure 4.




Figure 4. WR-RD Mode ($t_{RD} > t_{INTL}$)

5.2 RD Mode.

The timing diagram for the RD mode is shown in Figure 5. In the RD mode configuration, conversion is initiated by taking $\overline{\text{RD}}$ low. The $\overline{\text{RD}}$ line is then kept low until output data appears. It is very useful with microprocessors which can be forced into a WAIT state, with the microprocessor starting a conversion, waiting, and then reading data with a single READ instruction. In this mode, pin 6 of the AD7820 is configured as a status output, RDY. This RDY output can be used to drive the processor READY or WAIT input. It is an open drain output (no internal pull-up device) which goes low after the falling edge of $\overline{\text{CS}}$ and goes high impedance at the end of conversion. An $\overline{\text{INT}}$ line is also provided which goes low at the completion of conversion. $\overline{\text{INT}}$ returns high on the rising edge of $\overline{\text{CS}}$ or $\overline{\text{RD}}$.

The AD7820 can also be used in stand-alone operation in the WR-RD mode. $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are tied low and a conversion is initiated by bringing $\overline{\text{WR}}$ low. Output data is valid typically 700ns after the rising edge of $\overline{\text{WR}}$. The timing diagram for this mode is shown in Figure 6.




Figure 5. RD Mode




Figure 6. WR-RD Mode Stand-Alone Operation, $\overline{\text{CS}} = \overline{\text{RD}} = 0$