

**Vishay Siliconix** 

# **3-Phase Brushless DC Motor Controller**

#### FEATURES

- Hall-Effect Commutation
- 60° or 120° Sensor Spacing
- Integral High-Side Drive for all N-Channel MOSFET Bridges
- PWM Input

## DESCRIPTION

The Si9979 is a monolithic brushless dc motor controller with integral high-side drive circuitry. The Si9979 is configured to allow either 60° or 120° commutation sensor spacing. The internal low-voltage regulator allows operation over a wide input voltage range, 20- to 40-V dc.

The Si9979 provides commutation from Hall-effect sensors. The integral high-side drive, which utilizes combination bootstrap/charge pump supplies, allows implementation of an all n-channel MOSFET 3-phase bridge. PWM, direction,

Quadrature Selection


- Tachometer Output
- Reversible
- Braking
- Output Enable Control



- Cross Conduction Protection
- Current Limiting
- Undervoltage Lockout
- Internal Pull-Up Resistors

quadrature select, and braking inputs are included for control along with a tachometer output. Protection features include cross conduction protection, current limiting, and undervoltage lockout. The FAULT output indicates when undervoltage, over current, disable, or invalid sensor shutdown has occurred.

The Si9979 is available in both standard and lead (Pb)-free 48-pin SQFP packages and is specified to operate over the commercial temperature range of 0 to  $70^{\circ}$ C (C suffix), and the industrial temperature range of -40 to  $85^{\circ}$ C (D suffix).



# **Vashay Shiconi**供应商



# **ABSOLUTE MAXIMUM RATINGS**

Voltage on Pin 42	
Voltage on Pins 1-4, 10, 11	–0.3 V to V <sub>DD</sub> + 0.3 V
Voltage on Pins 5–9	–0.3 V to 5.5 V
Voltage on Pins 26, 28, 30, 32, 34, 36	60 V
Voltage on Pins 27, 31, 35	2 to 50 V
Operating Temperature	
C Suffix	0 to 70°C
D Suffix	

Storage Temperature
Junction Temperature (T <sub>J</sub> ) 150°C
Power Dissipation (P <sub>D</sub> )
C Suffix
D Suffix

# **RECOMMENDED OPERATING RANGE**

V+	+20 to 40 V <sub>DC</sub>
R <sub>T</sub>	10 kΩ Min

		Test Conditio Unless Otherwise S						
Parameter	Symbol		V+ = 20 to 40 V, I <sub>DD</sub> = 0 mA			Max <sup>a</sup>	Unit	
Power								
Supply Voltage Range	V+					40		
Logic Voltage	V <sub>DD</sub>	$-20 \text{ mA} \le I_{\text{DD}} \le 0$	$-20 \text{ mA} \leq I_{DD} \leq 0 \text{ mA}$		16	17.5	V	
Supply Current	I+				4.5		•	
Logic Current	I <sub>DD</sub>						mA	
Internal Reference <sup>d</sup>	V <sub>REF</sub>				4.2		V	
Commutation Inputs (IN <sub>A</sub> ,	IN <sub>B</sub> , IN <sub>C</sub> , 60/120)	·						
High-State	V <sub>IH</sub>			4.0				
Low-State	V <sub>IL</sub>					1.0	v	
High-State Input Current	IIH	V <sub>IH</sub> = V <sub>DD</sub>				10		
Low-State Input Current	IIL	V <sub>IL</sub> = 0 V			-50		μΑ	
Logic Inputs (F/R, EN, QS,	PWM, BRK)	1						
High-State	V <sub>IH</sub>			2.0				
Low-State	V <sub>IL</sub>					0.8	V	
High-State Input Current	l <sub>IH</sub>	V <sub>IH</sub> = 5.5 V				10		
Low-State Input Current	۱ <sub>۱۲</sub>	V <sub>IL</sub> = 0 V			-125		μΑ	
Outputs								
Low-Side Gate Drive, High State	V <sub>GBH</sub>			14	16	17.5		
Low-Side Gate Drive, Low State	V <sub>GBL</sub>					0.1		
	.,	$T_A = 0$ to $70^\circ C$	C Suffix		16	18	.,	
High-Side Gate Drive, High State	V <sub>GTH</sub>	$T_A = -40$ to $85^\circ C$	D Suffix		16	20	V	
High-Side Gate Drive, Low State	V <sub>GTL</sub>					0.1		
Capacitor Voltage <sup>d</sup>	V <sub>CAP</sub>	V+ = 40 V			55			
Low-Side Switching, Rise Time	t <sub>rL</sub>				70			
Low-Side Switching, Fall Time	t <sub>fL</sub>	Risetime = 1 to 10 V Falltime = 10 to 1 V C <sub>L</sub> = 600 pF			25			
High-Side Switching, Rise Time	t <sub>rH</sub>				100			
High-Side Switching, Fall Time	t <sub>fH</sub>				40		ns	
Prosk Defers Make Time	t <sub>BLH</sub>				100			
Break-Before-Make Time	t <sub>BHL</sub>				300			
TACH Output/FAULT Output	V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA			0.15	0.4	V	
TACH Output Pulsewidth	t <sub>T</sub>	İ		300	600		ns	



# **SPECIFICATIONS**

		Test Conditio Unless Otherwise S						
Parameter	Symbol	V+ = 20 to 40 V, I <sub>DD</sub> =	-	Min <sup>a</sup>	Тур <sup>ь</sup>	Max <sup>a</sup>	Unit	
Protection								
Low-Side Undervoltage Lockout	UVLL				12.2			
Low-Side Hysteresis	V <sub>H</sub>				0.8		V	
High-Side Undervoltage Lockout	UVLH	S <sub>A, B, C</sub> = 0 V			V <sub>DD</sub> – 3.3			
Current Limit								
Comparator Input Bias Current	I <sub>IB</sub>			-5			μA	
	N	$T_A = 0$ to $70^\circ C$	C Suffix	90	100	110		
Comparator Threshold Voltage	V <sub>TH</sub>	$T_A = -40$ to $85^\circ C$	D Suffix	85	100	125	mV	
Common Mode Voltage	V <sub>CM</sub>			0		1	V	
		R <sub>T</sub> = 10 k, C <sub>T</sub> = 0.0	8	10	12	μs		
One Shot Pulse Width	tp	R <sub>T</sub> = 10 k, C <sub>T</sub> = 0.0	80	100	120			

Notes
a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
c. The reference voltage is not available for external use.
d. V<sub>CAP</sub> = (V+) + (V<sub>DD</sub>).

Inputs											Conditions						
	ensor °Spaci			ensor °Spac						Top Drive Bottom Drive							
INA	INB	IN <sub>C</sub>	INA	IN <sub>B</sub>	IN <sub>C</sub>	EN	F/R	BR K	I <sub>S</sub> +	GT-	GT- B	GT- c	GB A	GB B	GB C	FAULT	
0	0	0	1	0	1	1	1	0	0	1	0	0	0	1	0	1	
1	0	0	1	0	0	1	1	0	0	1	0	0	0	0	1	1	
1	1	0	1	1	0	1	1	0	0	0	1	0	0	0	1	1	
1	1	1	0	1	0	1	1	0	0	0	1	0	1	0	0	1	
0	1	1	0	1	1	1	1	0	0	0	0	1	1	0	0	1	
0	0	1	0	0	1	1	1	0	0	0	0	1	0	1	0	1	
0	0	0	1	0	1	1	0	0	0	0	1	0	1	0	0	1	
1	0	0	1	0	0	1	0	0	0	0	0	1	1	0	0	1	
1	1	0	1	1	0	1	0	0	0	0	0	1	0	1	0	1	
1	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0	1	
0	1	1	0	1	1	1	0	0	0	1	0	0	0	0	1	1	
0	0	1	0	0	1	1	0	0	0	0	1	0	0	0	1	1	
Х	Х	Х	Х	Х	Х	0	Х	0	Х	0	0	0	0	0	0	0	Disable
Х	Х	Х	Х	Х	Х	0	Х	1	Х	0	0	0	1	1	1	0	Power Down
L	L	L	L	L	L	1	Х	1	0	0	0	0	1	1	1	1	Brake
L	L	L	L	L	L	1	Х	1	1	0	0	0	1	1	1	0	Over I in BRK
L	L	L	L	L	L	1	Х	0	1	0	0	0	0	0	0	0	Over I
1	0	1	1	1	1	1	Х	0	Х	0	0	0	0	0	0	0	
1	0	1	1	1	1	1	Х	1	Х	0	0	0	1	1	1	0	
0	1	0	0	0	0	1	Х	0	Х	0	0	0	0	0	0	0	
0	1	0	0	0	0	1	Х	1	Х	0	0	0	1	1	1	0	


Notes: L. Any valid sensor combination X. Don't care

# Si9979

# Vashay959ficoni供应商



## PIN CONFIGURATION AND ORDERING INFORMATION



ORDERING INFORMATION										
Standard Part Number	Lead (Pb)-Free Part Number	Temperature Range	Package							
Si9979CS	Si9979CS—E3	0 to 70°C	SQFP-48							
Si9979DS	Si9979DS—E3	5Q1 F - 40								
NOTE: Si9979CS and Si9979DS are supplied in trays.										

#### **PIN DESCRIPTION**

#### Pins 1-3: INA, INB, INC

 $\rm IN_A, \rm IN_B,$  and  $\rm IN_C$  are the commutation sensor inputs, and are intended to be driven by open collector Hall effect switches. These inputs have internal pull up resistors tied to  $\rm V_{DD}$ , which eliminates the need for external pull up resistors.

#### Pin 4: 60/120

The 60/120 input allows the use of the Si9979 with either a 60° or 120° commutation sensor spacing. An internal pull up resistor, which is tied to  $V_{DD}$ , sets the default condition to 60° spacing. 120° spacing is selected by pulling this input to ground.

#### Pin 5: EN (Enable)

A logic "1" on this input allows commutation of the motor. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, all gate drive outputs are turned off.

#### Pin 6: F/R (Forward/Reverse)

A logic "1" on this input selects commutation for motor rotation in the "forward" direction. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, the commutation sensor logic levels are inverted internally, causing reverse rotation.

#### Pin 7: QS (Quadrature Select)

This input determines whether the bottom MOSFETs or both bottom and top MOSFETs switch in response to the PWM signal. A logic "1" on this input enables only the bottom MOSFETs. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, both the bottom and top MOSFETs are enabled.

#### Pin 8: PWM

An open collector (drain) or TTL compatible signal is applied to this input to control the motor speed. The QS input determines which MOSFETs are switched in response to the PWM signal. If no PWM signal is being used, this input is left open. It is pulled up internally, which allows the MOSFETs to follow the commutation sequence.



## **PIN DESCRIPTION (CONT'D)**

#### Pin 9: BRK

With this input at logic "1", the top MOSFETs are turned off and the bottom MOSFETs are turned on, shorting the motor windings together. This provides a braking torque which is dependent on the motor speed. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, the MOSFETs are allowed to follow the commutation sequence.

#### Pin 10: TACH

This output provides a minimum 300-nanosecond output pulse for every commutation sensor transition, yielding a 6 pulse per electrical revolution tachometer signal. This output is open drain.

#### Pin 11: FAULT

The  $\overline{FAULT}$  output switches low to indicate that at least one of the following conditions exists, controller disable ( $\overline{EN}$ ), undervoltage lockout, invalid commutation sensor code shutdown, or overcurrent shutdown. This output is open drain.

#### Pin 17: R<sub>T</sub>/C<sub>T</sub>

The junction of the current limit one shot timing resistor and capacitor is connected to this pin. This one-shot is triggered by the current limit comparator when an overcurrent condition exists. This action turns off all the gate drives for the period defined by  $R_T$  and  $C_T$ , thus stopping the flow of current.

#### Pin 18: R<sub>T</sub>

One side of the current limit one shot timing resistor is connected to this pin.

#### Pin 19: I<sub>S</sub>+

This is the sensing input of the current limit comparator and should be connected to the positive side of the current sense resistor. When the voltage across the current sense resistor exceeds 100 mV, the comparator switches and triggers the current limit one-shot. The one-shot turns off all the gate drives for the period defined by  $R_T$  and  $C_T$ , thus stopping the flow of current. If the overcurrent condition remains after the shutdown period, the gate drives will be held off until the overcurrent condition no longer exists.

#### Pin 20: I<sub>S</sub>-

This pin is the ground reference for the current limit comparator. It should be connected directly to the ground side of the current sense resistor to enhance noise immunity.

#### Pins 12-16: 21-24, 37-41, 44-48, GND

These pins are the return path for both the logic and gate drive circuits. Also, they serve to conduct heat out of the package, into the circuit board.

#### Pin 25: GB<sub>C</sub>

This is the gate drive output for the bottom MOSFET in Phase C.

#### Pin 26: GT<sub>C</sub>

This is the gate drive output for the top MOSFET in Phase C.

#### Pin 27: S<sub>C</sub>

This pin is negative supply of the high-side drive circuitry. As such, it is the connection for the negative side of the bootstrap capacitor, the top MOSFET Source, the bottom MOSFET Drain, and the Phase C output.

#### Pin 28: CAP<sub>C</sub>

This pin is the positive supply of the high-side circuitry. The bootstrap capacitor for Phase C is connected between this pin and SC.

#### Pin 29: GB<sub>B</sub>

This is the gate drive output for the bottom MOSFET in Phase B.

#### Pin 30: GTB

This is the gate drive output for the top MOSFET in Phase B.

#### Pin 31: SB

This pin is negative supply of the high-side drive circuitry. As such, it is the connection for the negative side of the bootstrap capacitor, the top MOSFET Source, the bottom MOSFET Drain, and the Phase B output.

#### Pin 32: CAP<sub>B</sub>

This pin is the positive supply of the high-side circuitry. The bootstrap capacitor for Phase B is connected between this pin and SB.

#### Pin 33: GBA

This is the gate drive output for the bottom MOSFET in Phase A.



# **PIN DESCRIPTION (CONT'D)**

#### Pin 34: GT<sub>A</sub>

This is the gate drive output for the top MOSFET in Phase A.

#### Pin 35: S<sub>A</sub>

This pin is negative supply of the high-side drive circuitry. As such, it is the connection for the negative side of the bootstrap capacitor, the top MOSFET Source, the bottom MOSFET Drain, and the Phase A output.

### Pin 36: CAP<sub>A</sub>

This pin is the positive supply of the high-side circuitry. The bootstrap capacitor for Phase A is connected between this pin and SA.


# **APPLICATION CIRCUITS**

#### Pin 42: V+

The supply voltage for the Si9979 is connected between this pin and ground. The internal logic and high-side supply voltages are derived from V+.

### Pin 43: V<sub>DD</sub>

 $V_{DD}$  is the internal logic and gate drive voltage. It is necessary to connect a capacitor between this pin and ground to insure that the current surges seen at the turn on of the bottom MOSFETs does not trip the undervoltage lockout circuitry.







# **APPLICATION CIRCUITS**




FIGURE 2. Single H-Bridge Controller






FIGURE 3. Three-Phase AC Motor Controller

**Vashay95和Coni**供应商



# **APPLICATION CIRCUITS**







Vishay

# Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.