询**%♥♥∱₄₽♥**TH16543-FP"供应商

SCBS785B-NOVEMBER 2003-REVISED JUNE 2006

FEATURES

- **Controlled Baseline**
 - One Assembly/Test Site, One Fabrication
- **Enhanced Diminishing Manufacturing** Sources (DMS) Support
- **Enhanced Product-Change Notification**
- Qualification Pedigree (1)
- Member of the Texas Instruments Widebus™ **Family**
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883. Method 3015: Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST. electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DGG OR DL PACKAGE (TOP VIEW)

			1 1		1
10	DEAB [1	\cup	56	1 OEBA
1	LEAB [2		55	1LEBA
1(CEAB [3		54	1CEBA
	GND[4		53	GND
	1A1 [5		52	1B1
	1A2[6		51] 1B2
	V _{CC} [7		50] v _{cc}
	1A3[8		49	1B3
	1A4 [9		48	1B4
	1A5 [10		47] 1B5
	GND[11		46] GND
	1A6 [12		45] 1B6
	1A7 [13		44] 1B7
	1A8 [14		43] 1B8
	2A1[15		42	2B1
	2A2[16		41	2B2
	2A3[17		40] 2B3
	GND [18		39	GND
	2A4[19		38] 2B4
	2A5 [20		37] 2B5
	2A6 [21		36] 2B6
	V _{CC} [22		35] v _{cc}
	2A7 [23		34] 2B7
	2A8 [24		33] 2B8
	GND[25		32] GND
2	CEAB [26		31	2CEBA
2	LEAB [27		30	2LEBA
20	DEAB [28		29	2OEBA
		-			

DESCRIPTION/ORDERING INFORMATION

The SN74LVTH16543 is a 16-bit registered transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

Widebus is a trademark of Texas Instruments.

f.dzsc.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCES785B2-NOVEMBER (2003-7-REVISED JUNE, 2008



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 85°C	TSSOP – DGG	Tape and reel	CLVTH16543IDGGREP	LH16543EP		
–55°C to 125°C	SSOP - DL	Tape and reel	CLVTH16543MDLREP	LH16543MEP		


⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE⁽¹⁾ (each 8-bit section)


	INPUTS									
CEAB	LEAB	OEAB	Α	В						
Н	Х	Х	Х	Z						
X	Χ	Н	Χ	Z						
L	Н	L	Χ	B ₀ ⁽²⁾						
L	L	L	L	L						
L	L	L	Н	Н						

- (1) A-to-B data flow is shown; B-to-A flow control is the same, except that it uses CEBA, LEBA, and OEBA.
- (2) Output level before the indicated steady-state input conditions were established

LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels



3





Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
V_{I}	Input voltage range (2)		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance of	or power-off state ⁽²⁾	-0.5	7	V
Vo	Voltage range applied to any output in the high state (2)		-0.5	V _{CC} + 0.5	V
Io	Current into any output in the low state			128	mA
Io	Current into any output in the high state (3)			64	mA
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
0	Package thermal impedance ⁽⁴⁾	DGG package		81	°C/W
θ_{JA}	rackage thermal impedance (*)	DL package		73.5	C/VV
T _{stg}	Storage temperature range ⁽⁵⁾		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	V
V _{IH}	High-level input voltage		2		V
V _{IL}	Low-level input voltage			0.8	V
VI	Input voltage			5.5	V
I _{OH}	High-level output current			-32	mA
I _{OL}	Low-level output current			64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		μs/V
_	Operating free air temperature	I temp	-40	85	°C
T _A	Operating free-air temperature	M temp	-55	125	C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. This current flows only when the output is in the high state and $V_O > V_{CC}$. The package thermal impedance is calculated in accordance with JESD 51.

Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.

SCBS785B-NOVEMBER 2003-REVISED JUNE 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST COND	ITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}		V _{CC} = 2.7 V,	I _I = -18 mA			-1.2	V
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} - 0.2			
V_{OH}		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			V
		V _{CC} = 3 V,	I _{OH} = -32 mA	2			
		V _{CC} = 2.7 V	$I_{OL} = 100 \mu A$			0.2	
		V _{CC} = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5	
V_{OL}			I _{OL} = 16 mA			0.4	V
		V _{CC} = 3 V	I _{OL} = 32 mA			0.5	
			I _{OL} = 64 mA (I temp)			0.55	
	Control	V _{CC} = 3.6 V,	V _I = V _{CC} or GND			±1	
	inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10	
			V _I = 5.5 V (I temp)			20	^
I _I	A == D ===±(2)	V 26V	V _I = 5.5 V (M temp)			100	μΑ
	A or B port ⁽²⁾	$V_{CC} = 3.6 \text{ V}$	$V_I = V_{CC}$			1	
			V _I = 0			– 5	
		V 0	V_I or $V_O = 0$ to 4.5 V (I temp)			±100	^
I _{off}		$V_{CC} = 0$	V_I or $V_O = 0$ to 4.5 V (M temp)			±550	μΑ
		V 2V	V _I = 0.8 V	75			
I _{I(hold)}	A or B port	$V_{CC} = 3 V$	V _I = 2 V	-75			μΑ
		V _{CC} = 3.6 V, ⁽³⁾	V _I = 0 to 3.6 V			±500	
I _{OZPU}		$V_{CC} = 0$ to 1.5 V, $V_{O} = 0.5$ V to 3 V, \overline{OE}	= don't care			±100	μΑ
I_{OZPD}		V_{CC} = 1.5 to 0 V, V_{O} = 0.5 V to 3 V, \overline{OE}	= don't care			±100	μΑ
			Outputs high			0.19	
I _{CC} ⁽⁴⁾		$V_{CC} = 3.6 \text{ V}, I_O = 0, V_I = V_{CC} \text{ or GND}$	Outputs low			5	mA
			Outputs disabled			0.19	
ΔI_{CC}		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – Other inputs at V_{CC} or GND	0.6 V,			0.2	mA
Ci		V _I = 3 V or 0			4		pF
C _{io}		V _O = 3 V or 0			10		pF

All typical values are at $V_{CC}=3.3\ V$, $T_A=25^{\circ}C$. Unused pins at V_{CC} or GND This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (3) another.

⁽⁴⁾ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCESTIFIES NOVEMBER 12000 PREVISED JUNE 2000



Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

					М ТЕ	MP			ITEN	Λ P		
				V_{CC} = 3.3 V \pm 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duratio	n, LEAB or LEBA low		3.3		3.3		3.3		3.3		ns
		A or B before LEAB ↑ OR LEBA ↑	Data high	0.7		0.9		0.5		0.5		
+	t _{su} Setup time	A OF B Before LEAD FOR LEBAT	Data low	1.2		1.9		0.8		1.3		ns
t _{su}	Setup time	A or B before CEAB↑ or CEBA↑	Data high	0.5		0.8		0		0		113
		A OF B Before CEAB FOR CEBA F	Data low	1.1		1.9		0.6		1.1		
		A or B before LEAB ↑ OR LEBA ↑	Data high	1.5		1.0		1.5		0.7		
			Data low	1.2		1.5		1.2		1.3		ns
t _h	i ioiu iiiile	A or B before CEAB↑ or CEBA↑		1.7		1.1		1.7		0.9		115
		A OF B Before CLAB FOR CLBA	Data low	1.6		1.9		1.6		1.8		

Switching Characteristics


over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				м те	MP				ITEMP			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 3.3 V \pm 0.3 V		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 V$ $\pm 0.3 V$			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP ⁽¹⁾	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	1.2	4.7		6.5	1.2	2.3	3.2		3.7	20
t _{PHL}	AUIB	BUIA	1.2	5.4		6.5	1.2	2.1	3.2		3.7	ns
t _{PLH}	<u>LE</u>	A or P	1.3	7.3		7.8	1.3	2.5	3.9		4.9	ns
t _{PHL}	LC	A or B	1.3	6.9		7.8	1.3	2.3	3.9		4.9	115
t _{PZH}	ŌĒ	A or B	1.3	6.5		7.4	1.3	2.8	4.3		5.4	ns
t _{PZL}	OE	AOLR	1.3	6.7		7.4	1.3	2.8	4.3		5.4	115
t _{PHZ}	ŌĒ	A or B	2	5.7		7.2	2	3.5	4.7		5.2	20
t_{PLZ}	OE	AUD	2	5.1		6.9	2	3.3	4.4		4.5	ns
t _{PZH}	CE	A or B	1.3	6.5		7.6	1.3	3	4.5		5.6	20
t _{PZL}	OE .	AUID	1.3	6.4		7.6	1.3	3	4.5		5.6	ns
t _{PHZ}	CE	A or P	2	5.3		7.4	2	3.6	4.9		5.4	20
t _{PLZ}	CE	A or B	2	5.1		6.9	2	3.5	4.7		4.9	ns

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGE OPTION ADDENDUM

18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CLVTH16543IDGGREP	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CLVTH16543MDLREP	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04715-01XE	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04715-02YE	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH16543-EP:

Catalog: SN74LVTH16543

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

5-Aug-2008

TAPE AND REEL INFORMATION






A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVTH16543IDGGREP	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
CLVTH16543MDLREP	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVTH16543IDGGREP	TSSOP	DGG	56	2000	346.0	346.0	41.0
CLVTH16543MDLREP	SSOP	DL	56	1000	346.0	346.0	49.0

DGG (R-PDSO-G**)

000 (11 1 000 0

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com microcontroller.ti.com Microcontrollers www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated