## SN74LV4040A-EP 12 BIT ASYNCHRONOUS BINARY COUNTERS


SGDS030-SEPTEMBER 2007

## FEATURES

- Controlled Baseline
  - One Assembly
  - Test Site
  - One Fabrication Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## SN74LV4040A . . . PW PACKAGE (TOP VIEW)



#### DESCRIPTION/ORDERING INFORMATION

The SN74LV4040A device is a 12 bit asynchronous binary counter with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	TSSOP - PW	Reel of 2000	SN74LV4040AMPWREP	LW040A

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



df.dzsc.com


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# FUNCTION TABLE (each buffer)

INP	UTS	FUNCTION
CLK	CLR	
1	L	No change
<b>↓</b>	L	Advance to next stage
X	Н	All outputs L

#### LOGIC DIAGRAM (POSITIVE LOGIC)



## Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
VI	Input voltage range (2)		-0.5	7	V
Vo	Voltage range applied to any output in the high	n-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage range (2)(3)	Output voltage range <sup>(2)(3)</sup>		V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
$\theta_{JA}$	Package thermal impedance (4)			108	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5 V maximum.

<sup>4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74LV4040A-EP 12 BIT ASYNCHRONOUS BINARY COUNTERS

SGDS030-SEPTEMBER 2007

## Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
.,	High lavel input valtage	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		V
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 2 V		0.5	
.,	Law lawel inner welling	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		$V_{CC} \times 0.3$	V
		V <sub>CC</sub> = 4.5 to 5.5 V		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		-50	
	High lavel systems are and	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		-2	A
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V		-6	mA
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		-12	
		V <sub>CC</sub> = 2 V		50	μΑ
	Law lawal autant armant	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		2	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6	mA
		V <sub>CC</sub> = 4.5 to 5.5 V		12	
		V <sub>CC</sub> = 2.3 to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V
		V <sub>CC</sub> = 4.5 to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature		-55	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> - 0.1			
V	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V
$V_{OH}$	$I_{OH} = -6 \text{ mA}$	3 V	2.48			V
	I <sub>OH</sub> = -12 mA	4.5 V	3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1	
V	I <sub>OL</sub> = 2 mA	2.3 V			0.4	V
$V_{OL}$	I <sub>OL</sub> = 6 mA	3 V			0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V			0.55	
l <sub>l</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1	μA
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μA
I <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 V	0			5	μA
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V		1.9		pF

## SN74LV4040A-EP 12 BIT ASYNCHRONOUS BINARY COUNTERS





#### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CC}$  = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

			$T_A = 25$	5°C	MIN	MAX	UNIT	
			MIN	MAX	WINA WAX		UNIT	
A Dules duration	Dulas duration	CLK high or low	7		7		ns	
ı <sub>w</sub>	t <sub>w</sub> Pulse duration	CLR high	6.5		6.5			
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	6.5		6.5		ns	

#### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°0	С	MIN MAX		UNIT	
			MIN	MAX	IVIIIN	WAA	UNIT	
	t <sub>w</sub> Pulse duration	CLK high or low	5		5		ns	
ı <sub>w</sub>		CLR high	5		5			
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	5		5		ns	

#### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	5°C	MIN	MAX	UNIT	
			MIN	MAX	IVIIIN	IVIAA	UNIT	
Delegation for	Dulas duration	CLK high or low	5		5		20	
ı <sub>w</sub>	t <sub>w</sub> Pulse duration	CLR high	5		5		ns	
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	5		5		ns	

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	WAX	UNII
f <sub>max</sub>			C <sub>L</sub> = 50 pF	40	95		35		MHz
t <sub>PLH</sub>	CLIZ	0	C 50 pF		10.5	24.1	1	28	20
t <sub>PHL</sub>	CLK	$Q_A$	$C_L = 50 \text{ pF}$		10.5	24.1	1	28	ns
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 50 pF		11.7	24.5	1	28	ns
$\Delta t_{pd}$	Q <sub>n</sub>	Q <sub>n+1</sub>	$C_{L} = 50 \text{ pF}$		1.7	11.1		10.8	ns

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
f <sub>max</sub>			$C_L = 50 pF$	55	130		50		MHz
t <sub>PLH</sub>	CLK	0	C - 50 pE		7.5	15.4	1	17.5	
t <sub>PHL</sub>	CLK	$Q_A$	$C_L = 50 \text{ pF}$		7.5	15.4	1	17.5	ns
t <sub>PHL</sub>	CLR	Any Q	$C_L = 50 pF$		9	16.3	1	18.5	ns
$\Delta t_{pd}$	Q <sub>n</sub>	Q <sub>n+1</sub>	$C_L = 50 pF$		1.2	5.4		6.6	ns

## **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	WAA	UNIT
f <sub>max</sub>			$C_L = 50 pF$	95	185		80		MHz
t <sub>PLH</sub>	CLK	Q <sub>A</sub>	C <sub>L</sub> = 50 pF		5.3	9.3	1	10.5	20
t <sub>PHL</sub>					5.3	9.3	1	10.5	ns
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 50 pF		6.8	10.6	1	12	ns
$\Delta t_{pd}$	Q <sub>n</sub>	Q <sub>n+1</sub>	C <sub>L</sub> = 50 pF		0.8	4.0		5.5	ns

#### **Noise Characteristics**

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{-(1)}$ 

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V <sub>OL</sub>		0.5	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V <sub>OL</sub>		-0.5	-0.8	V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

<sup>(1)</sup> Characteristics are for surface-mount packages only.

#### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 


	PARAMETER	TEST C	ONDITIONS	V <sub>CC</sub>	TYP	UNIT
0	Power dissipation capacitance	C	f 10 MH=	3.3 V	11.9	
$C_{pd}$		$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	13.1	pF

Copyright © 2007, Texas Instruments Incorporated

Submit Documentation Feedback



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 Mhz,  $Z_0$  = 50  $\Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



18-Sep-2008

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LV4040AMPWREP	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/07630-01XE	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV4040A-EP:

Catalog: SN74LV4040A

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product



查询"\$N74LV4040A-EP"供应商

30-Jul-2010

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4040AMPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1





查询"\$N74LV4040A-EP"供应商

30-Jul-2010




#### \*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LV4040AMPWREP	TSSOP	PW	16	2000	346.0	346.0	29.0	

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### 查询"SN74LV4040A-EP"供应商

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Applications Amplifiers** amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com Energy www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mamt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video www.ti.com/wireless-apps Wireless