

93AA46A/B/C, 93LC46A/B/C, 93C46A/B/C 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C 93AA66A/B/C, 93LC66A/B/C, 93C66A/B/C 93AA76A/B/C, 93LC76A/B/C, 93C76A/B/C 93AA86A/B/C, 93LC86A/B/C, 93C86A/B/C

1K-16K Microwire Compatible Serial EEPROMs

Features:

- · Densities from 1 Kbits through 16 Kbits
- · Low-power CMOS technology
- · Available with or without ORG function:

With ORG function:

ORG pin at Logic Low: 8-bit wordORG pin at Logic High: 16-bit word

Without ORG function:

'A' version: 8-bit word'B' version: 16-bit word

- · Program Enable pin:
 - Write-protect for entire array (93XX76C and 93XX86C only)
- Self-timed Erase/Write cycles (including auto-erase)
- · Automatic ERAL before WRAL
- Power-on/off data protection circuitry
- Industry standard 3-wire serial I/O
- Device Status signal (Ready/Busy)
- Sequential Read function
- 1,000,000 E/W cycles
- Data retention > 200 years
- · Pb-free and RoHS compliant
- Temperature ranges supported:

Industrial (I) -40°C to +85°C
 Automotive (E) -40°C to +125°C

Pin Function Table

Name	Function								
CS	Chip Select								
CLK	Serial Data Clock								
DI Serial Data Input									
DO	Serial Data Output								
Vss	Ground								
PE	Program Enable								
ORG	Memory Configuration								
Vcc	Power Supply								

Note: ORG and PE functionality not available in all products. See Table 1-1, Device Selection Table.

Description:

Microchip Technology Inc. supports the 3-wire Microwire bus with low-voltage serial Electrically Erasable PROMs (EEPROM) that range in density from 1 Kbits up to 16 Kbits. Each density is available with and without the ORG functionality, and selected by the part number ordered. Advanced CMOS technology makes these devices ideal for low-power, nonvolatile memory applications. The entire series of Microwire devices are available in the standard 8-lead PDIP and SOIC packages, as well as the more advanced packaging such as the 8-lead MSOP, 8-lead TSSOP, 6-lead SOT-23, and 8-lead DFN (2x3). All packages are Pb-free.

Pin Diagrams (not to scale)




TABLE 1-1: DEVICE SELECTION TABLE

Part Number	Density (Kbits)	Vcc Range	ORG Pin	Organization (Words)	PE Pin	Temp Range	Packages	
93XX46A/B/C								
93AA46A	1	1.8-5.5	No	128 x 8 bits	No	ļ	P, SN, ST, MS, OT, MC	
93AA46B	1	1.8-5.5	No	64 x 16 bits	No	I	P, SN, ST, MS, OT, MC	
93AA46C	1	1.8-5.5	Yes	Selectable x8 or x16	No	ı	P, SN, ST, MS, MC	
93LC46A	1	2.5-5.5	No	128 x 8 bits	No	I, E	P, SN, ST, MS, OT, MC	
93LC46B	1	2.5-5.5	No	64 x 16 bits	No	I, E	P, SN, ST, MS, OT, MC	
93LC46C	1	2.5-5.5	Yes	Selectable x8 or x16	No	I, E	P, SN, ST, MS, MC	
93C46A	1	4.5-5.5	No	128 x 8 bits	No	I, E	P, SN, ST, MS, OT, MC	
93C46B	1	4.5-5.5	No	64 x 16 bits	No	I, E	P, SN, ST, MS, OT, MC	
93C46C	1	4.5-5.5	Yes	Selectable x8 or x16	No	I, E	P, SN, ST, MS, MC	
93AA46AX/BX/C	CX, 93LC4	6AX/BX/C	X, 93C46A	X/BX/CX (Alternate p	inout witl	n die rotate	ed 90°)	
93AA46AX	1	1.8-5.5	No	128 x 8 bits	No		P, SN, ST, MS, OT, MC	
93AA46BX	1	1.8-5.5	No	64 x 16 bits	No	2 BT	P, SN, ST, MS, OT, MC	
93AA46CX	1	1.8-5.5	Yes	Selectable x8 or x16	No	-10	P, SN, ST, MS, MC	
93LC46AX	1	2.5-5.5	No	128 x 8 bits	No	I, E	P, SN, ST, MS, OT, MC	
93LC46BX	1	2.5-5.5	No	64 x 16 bits	No	I, E	P, SN, ST, MS, OT, MC	
93LC46CX	1	2.5-5.5	Yes	Selectable x8 or x16	No	I, E	P, SN, ST, MS, MC	
93C46AX	1	4.5-5.5	No	128 x 8 bits	No	I, E	P, SN, ST, MS, OT, MC	
93C46BX	1	4.5-5.5	No	64 x 16 bits	No	I, E	P, SN, ST, MS, OT, MC	
93C46CX	1	4.5-5.5	Yes	Selectable x8 or x16	No	I, E	P, SN, ST, MS, MC	
93XX56A/B/C								
93AA56A	2	1.8-5.5	No	256 x 8 bits	No	I	P, SN, ST, MS, OT, MC	
93AA56B	2	1.8-5.5	No	128 x 16 bits	No	I	P, SN, ST, MS, OT, MC	
93AA56C	2	1.8-5.5	Yes	Selectable x8 or x16	No	-	P, SN, ST, MS, MC	
93LC56A	2	2.5-5.5	No	256 x 8 bits	No	I, E	P, SN, ST, MS, OT, MC	
93LC56B	2	2.5-5.5	No	128 x 16 bits	No	I, E	P, SN, ST, MS, OT, MC	
93LC56C	2	2.5-5.5	Yes	Selectable x8 or x16	No	I, E	P, SN, ST, MS, MC	
93C56A	2	4.5-5.5	No	256 x 8 bits	No	I, E	P, SN, ST, MS, OT, MC	
93C56B	2	4.5-5.5	No	128 x 16 bits	No	I, E	P, SN, ST, MS, OT, MC	
93C56C	2	4.5-5.5	Yes	Selectable x8 or x16	No	I, E	P, SN, ST, MS, MC	
93XX66A/B/C								
93AA66A	4	1.8-5.5	No	512 x 8 bits	No	1	P, SN, ST, MS, OT, MC	
93AA66B	4	1.8-5.5	No	256 x 16 bits	No	ļ	P, SN, ST, MS, OT, MC	
93AA66C	4	1.8-5.5	Yes	Selectable x8 or x16	No	I	P, SN, ST, MS, MC	
93LC66A	4	2.5-5.5	No	512 x 8 bits	No	I, E	P, SN, ST, MS, OT, MC	
93LC66B	4	2.5-5.5	No	256 x 16 bits	No	I, E	P, SN, ST, MS, OT, MC	
93LC66C	4	2.5-5.5	Yes	Selectable x8 or x16	No	I, E	P, SN, ST, MS, MC	
93C66A	4	4.5-5.5	No	512 x 8 bits	No	I, E	P, SN, ST, MS, OT, MC	
93C66B	4	4.5-5.5	No			I, E	P, SN, ST, MS, OT, MC	
93C66C	4	4.5-5.5	Yes	Selectable x8 or x16	No	I, E	P, SN, ST, MS, MC	

TABLE 1-1: DEVICE SELECTION TABLE (CONTINUED)

IADLL I-I.	DEVICE SELECTION TABLE (CONTINUED)										
Part Number	Density (Kbits)	Vcc Range	ORG Pin	Organization (Words)	PE Pin	Temp Range	Packages				
93XX76A/B/C											
93AA76A	8	1.8-5.5	No	1024 x 8 bits	No	I	OT				
93AA76B	8	1.8-5.5	No	512 x 16 bits	No	I	ОТ				
93AA76C	8	1.8-5.5	Yes	Selectable x8 or x16	Yes	I	P, SN, ST, MS, MC				
93LC76A	8	2.5-5.5	No	1024 x 8 bits	No	I, E	OT				
93LC76B	8	2.5-5.5	No	512 x 16 bits	No	I, E	ОТ				
93LC76C	8	2.5-5.5	Yes	Selectable x8 or x16	Yes	I, E	P, SN, ST, MS, MC				
93C76A	8	4.5-5.5	No	1024 x 8 bits	No	I, E	OT				
93C76B	8	4.5-5.5	No	512 x 16 bits	No	I, E	ОТ				
93C76C	8	4.5-5.5	Yes	Selectable x8 or x16	Yes	I, E	P, SN, ST, MS, MC				
93XX86A/B/C											
93AA86A	16	1.8-5.5	No	2048 x 8 bits	No	I	ОТ				
93AA86B	16	1.8-5.5	No	1024 x 16 bits	No	I	OT				
93AA86C	16	1.8-5.5	Yes	Selectable x8 or x16	Yes	5	P, SN, ST, MS, MC				
93LC86A	16	2.5-5.5	No	2048 x 8 bits	No	J, E	ОТ				
93LC86B	16	2.5-5.5	No	1024 x 16 bits	No C	I, E	ОТ				
93LC86C	16	2.5-5.5	Yes	Selectable x8 or x16	Yes	I, E	P, SN, ST, MS, MC				
93C86A	16	4.5-5.5	No	2048 x 8 bits	No	I, E	OT				
93C86B	16	4.5-5.5	No	1024 x 16 bits	No	I, E	OT				
93C86C	16	4.5-5.5	Yes	Selectable x8 or x16	Yes	I, E	P, SN, ST, MS, MC				

2.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings(†)

Vcc	7.0V
All inputs and outputs w.r.t. Vss	0.6V to Vcc +1.0V
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
ESD protection on all pins	≥ 4 kV

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 2-1: DC CHARACTERISTICS

		ply over the specified nerwise noted.	Vcc = 1.8V to 5.5V Industrial (I): TA = -40° C to +85°C Automotive (E): TA = -40° C to +125°C									
Param. No.	Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions					
D1	VIH1 VIH2	High-level input voltage	2.0 0.7 Vcc	7	Vcc +1 Vcc +1	V	Vcc ≥ 2.7V Vcc < 2.7V					
D2	VIL1 VIL2	Low-level input voltage	-0.3 -0.3	_	0.8 0.2 Vcc	V V	Vcc ≥ 2.7V Vcc < 2.7V					
D3	VOL1 VOL2	Low-level output voltage	_	_	0.4 0.2	V V	IOL = 2.1 mA, VCC = 4.5V $IOL = 100 \mu\text{A}, VCC = 2.5V$					
D4	VOH1 VOH2	High-level output voltage	2.4 Vcc-0.2	_	_	V V	IOH = -400 μ A, VCC = 4.5V IOH = -100 μ A, VCC = 2.5V					
D5	ILI	Input leakage current	_		±1	μΑ	VIN = VSS to VCC					
D6	ILO	Output leakage current	_	_	±1	μΑ	Vout = Vss to Vcc					
D7	CIN, COUT	Pin capacitance (all inputs/outputs)	_	_	7	pF	VIN/VOUT = 0V (Note 1) TA = 25°C, FCLK = 1 MHz					
D8	Icc write	Write current	_	_	2	mA	FCLK = 3 MHz, VCC = 5.5V (93XX46X/56X/66X)					
			_	_	3	mA	FCLK = 3 MHz, VCC = 5.5V (93XX76X/86X)					
			_	500	_	μΑ	FCLK = 2 MHz, VCC = 2.5V					
D9	Icc read	Read current	_ _ _	_ _ 100	1 500 —	mA μA μA	FCLK = 3 MHz, VCC = 5.5V FCLK = 2 MHz, VCC = 3.0V FCLK = 2 MHz, VCC = 2.5V					
D10	Iccs	Standby current	_	_	1 5	μA μA	I-Temp (Note 2, 3) E-Temp CLK = Cs = 0V ORG = DI = Vss or Vcc					
D11	VPOR	Vcc voltage detect	_	1.5V 3.8V	_	V V	93AAX6A/B/C, 93LCX6A/B/C, 93CX6A/B/C (Note 1)					

Note 1: This parameter is periodically sampled and not 100% tested.

- 2: ORG and PE pins not available on 'A' or 'B' versions.
- 3: Ready/Busy status must be cleared from DO, see Section 4.4 "Data Out (DO)".

TABLE 2-2: AC CHARACTERISTICS

		ply over the specified nerwise noted.	VCC = 1.8\ Industrial (Automotive	I): TA	= -40°C t = -40°C t	
Param. No.	Symbol	Parameter	Min.	Max.	Units	Conditions
A1	FCLK	Clock frequency	_	3 2 1	MHz MHz MHz	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A2	Тскн	Clock high time	200 250 450	_	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A3	TCKL	Clock low time	100 200 450	_	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A4	Tcss	Chip Select setup time	50 100 250	_	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A5	Тсѕн	Chip Select hold time	0	-%	ns	1.8V ≤ VCC < 5.5V
A6	TCSL	Chip Select low time	250	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	ns	1.8V ≤ VCC < 5.5V
A7	TDIS	Data input setup time	50 100 250	,co	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A8	TDIH	Data input hold time	50 100 250	_	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A9	TPD	Data output delay time	_	100	ns	4.5V ≤ VCC < 5.5V, CL = 100 pF (93C76X/86X)
			_	200 250 400	ns ns ns	4.5V ≤ VCC < 5.5V, CL = 100 pF 2.5V ≤ VCC < 4.5V, CL = 100 pF 1.8V ≤ VCC < 2.5V, CL = 100 pF
A10	Tcz	Data output disable time	_	100 200	ns ns	$4.5V \le VCC < 5.5V$, (Note 1) $1.8V \le VCC < 4.5V$, (Note 1)
A11	Tsv	Status valid time	_	200 300 500	ns ns ns	4.5V ≤ VCC < 5.5V, CL = 100 pF 2.5V ≤ VCC < 4.5V, CL = 100 pF 1.8V ≤ VCC < 2.5V, CL = 100 pF
A12	Twc	Program cycle time	_	5	ms	Erase/Write mode 93XX76X/86X (AA and LC versions)
			_	6	ms	93XX46X/56X/66X (AA and LC versions)
A13	Twc		_	2	ms	93C46X/56X/66X/76X/86X
A14	TEC	Program cycle time	_	6	ms	ERAL mode, 4.5V ≤ Vcc ≤ 5.5V
A15	TWL		_	15	ms	WRAL mode, 4.5V ≤ Vcc ≤ 5.5V
A16	_	Endurance	1M	_	cycles	25°C, Vcc = 5.0V, (Note 2)

Note 1: This parameter is periodically sampled and not 100% tested.

^{2:} This application is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which may be downloaded from Microchip's web site at www.microchip.com.

FIGURE 2-1: SYNCHRONOUS DATA TIMING




TABLE 2-3: INSTRUCTION SET FOR 93XX46A/B/C

Instruction	SB	Opcode		Ad	ddres	ss					Data In	Data Out	Req. CLK Cycles
93XX46B C	OR 9	3XX46C V	VITH ORG = 1	(16-l	3IT V	NOR	D O	RGA	NIZ	ATIC	N)		
ERASE	1	11			A5	A4	АЗ	A2	A1	A0	-	(RDY/BSY)	9
ERAL	1	00			1	0	х	х	х	х		(RDY/BSY)	9
EWDS	1	00			0	0	х	х	х	х	_	High-Z	9
EWEN	1	00			1	1	х	х	х	х	_	High-Z	9
READ	1	10			A5	A4	АЗ	A2	A1	A0		D15-D0	25
WRITE	1	01			A5	A4	АЗ	A2	A1	A0	D15-D0	(RDY/BSY)	25
WRAL	1	00			0	1	х	х	х	х	D15-D0	(RDY/BSY)	25
93XX46A C	OR 9	3XX46C V	VITH ORG = 0	(8-B	T W	ORD	OR	GAN	IIZA	TIOI	۷)		
ERASE	1	11		A6	A5	A4	АЗ	A2	A1	A 0	_	(RDY/BSY)	10
ERAL	1	00		1	0	х	x	х	х	x	_	(RDY/BSY)	10
EWDS	1	00		0	0	х	х	х	х	x	_	High-Z	10
EWEN	1	00		1	1	x	x	х	X	X	_	High-Z	10
READ	1	10		A6	A 5	A4	АЗ	A2	A1	A0	_	D7-D0	18
WRITE	1	01		A6	A5	A4	АЗ	A2	A1	A0	D7-D0	(RDY/BSY)	18
WRAL	1	00)'	0	1	х	x	х	х	х	D7-D0	(RDY/BSY)	18

TABLE 2-4: INSTRUCTION SET FOR 93XX56A/B/C

Instruction	SB	Opcode			Address								Data In	Data Out	Req. CLK Cycles
93XX56B C	OR 9	3XX56C W	ITH OR	3 = 1	1 ((16-E	SIT V	VOR	DO	RGA	NIZ	ATIC	ON)		
ERASE	1	11			х	A6	A5	A4	АЗ	A2	A1	A0	1	(RDY/BSY)	11
ERAL	1	00			1	0	х	х	х	х	х	х	-	(RDY/BSY)	11
EWDS	1	00			0	0	х	х	х	х	х	х	1	High-Z	11
EWEN	1	00			1	1	х	x	x	х	х	х	_	High-Z	11
READ	1	10			х	A6	A5	A4	АЗ	S2	A1	A0	1	D15-D0	27
WRITE	1	01			х	A6	A5	A4	А3	S2	A1	Α0	D15-D0	(RDY/BSY)	27
WRAL	1	00			0	1	х	х	х	х	х	х	D15-D0	(RDY/BSY)	27
93XX56A C	OR 9	3XX56C W	ITH OR	3 = C)	(8-B	T W	ORE	OR	GAI	NIZA	TIO	N)		
ERASE	1	11		х	A7	A6	A5	A4	АЗ	A2	A1	A0	1	(RDY/BSY)	12
ERAL	1	00		1	0	х	х	х	х	х	х	х	-	(RDY/BSY)	12
EWDS	1	00		0	0	х	х	х	х	х	х	х	1	High-Z	12
EWEN	1	00		1	1	х	х	х	х	х	х	х	1	High-Z	12
READ	1	10		х	A7	A6	A5	A4	АЗ	A2	A1	A0	_	D7-D0	20
WRITE	1	01		х	A7	A6	A5	A4	АЗ	A2	A1	A0	D7-D0	(RDY/BSY)	20
WRAL	1	00		0	1	х	х	х	х	х	х	х	D7-D0	(RDY/BSY)	20

TABLE 2-5: INSTRUCTION SET FOR 93XX66A/B/C

Instruction	SB	Opcode				A	ddres	ss			Data In	Data Out	Req. CLK Cycles		
93XX66B C	DR 9	3XX66C W	VITH OR	3 = ′	1	(16-	BIT '	WOF	RD C)RG	ANIZ	ATI	ON)		
ERASE	1	11			A7	A6	A5	A4	АЗ	A2	A1	A0	_	(RDY/BSY)	11
ERAL	1	00			1	0	х	х	х	x	х	x	_	(RDY/BSY)	11
EWDS	1	00			0	0	х	х	х	x	х	x	_	High-Z	11
EWEN	1	00			1	1	х	х	х	x	х	х	1	High-Z	11
READ	1	10			A7	A6	A5	A4	АЗ	A2	A1	A0	-	D15-D0	27
WRITE	1	01			A7	A6	A5	A4	АЗ	A2	A1	A0	D15-D0	(RDY/BSY)	27
WRAL	1	00			0	1	х	х	х	х	х	х	D15-D0	(RDY/BSY)	27
93XX66A C	OR 9	3XX66C V	VITH OR	3 = ()	(8-B	IT W	/ORI	D OF	RGA	NIZA	ATIO	N)		
ERASE	1	11		A8	A7	A6	A5	A4	АЗ	A2	A1	A0	—	(RDY/BSY)	12
ERAL	1	00		1	0	х	х	х	х	x	х	х	4_	(RDY/BSY)	12
EWDS	1	00		0	0	х	х	х	х	х	х	x	///	High-Z	12
EWEN	1	00		1	1	х	х	х	х	x	Х	X	C) T	High-Z	12
READ	1	10		A8	A7	A6	A 5	A4	АЗ	A2	A1	A0	_	D7-D0	20
WRITE	1	01		A8	A7	A6	A5	A4	АЗ	A2	A1	Α0	D7-D0	(RDY/BSY)	20
WRAL	1	00		0	1	х	x	x	x •	х	х	х	D7-D0	(RDY/BSY)	20

TABLE 2-6: INSTRUCTION SET FOR 93XX76A/B/C

Instruction	SB	Opcode	1	Y			Ad	ddre	ss					Data In	Data Out	Req. CLK Cycles
93XX76B C	DR 9	3XX76C W	ITH	ORC	3 = 1		(16-	BIT \	WOF	RD O	RG	ANIZ	ATI	ON)		
ERASE	1	11		х	A8	A7	A6	A5	A4	АЗ	A2	A1	A0	_	(RDY/BSY)	13
ERAL	1	00		1	0	х	х	х	x	х	х	х	х	1	(RDY/BSY)	13
EWDS	1	00		0	0	х	х	х	х	х	х	х	х	1	High-Z	13
EWEN	1	00		1	1	х	х	х	x	х	х	х	х	_	High-Z	13
READ	1	10		х	A8	A7	A6	A5	A4	А3	A2	A1	A0	1	D15-D0	29
WRITE	1	01		х	A8	A7	A6	A5	A4	АЗ	A2	A1	A0	D15-D0	(RDY/BSY)	29
WRAL	1	00		0	1	х	х	х	x	х	х	х	х	D15-D0	(RDY/BSY)	29
93XX76A C	DR 9	3XX76C W	/ITH	ORC	3 = C)	(8-B	IT W	/ORI	O OF	RGA	NIZA	OITA	N)		
ERASE	1	11	х	А9	A8	A7	A6	A5	A4	А3	A2	A1	A0	1	(RDY/BSY)	14
ERAL	1	00	1	0	х	х	х	х	x	х	х	х	х	_	(RDY/BSY)	14
EWDS	1	00	0	0	х	х	х	х	x	х	х	х	х	_	High-Z	14
EWEN	1	00	1	1	х	х	х	х	х	х	х	х	х	_	High-Z	14
READ	1	10	х	A9	A8	A7	A6	A5	A4	АЗ	A2	A1	A0		D7-D0	22
WRITE	1	01	х	А9	A8	A7	A6	A5	A4	АЗ	A2	A1	A0	D7-D0	(RDY/BSY)	22
WRAL	1	00	0	1	х	х	х	х	х	х	х	х	х	D7-D0	(RDY/BSY)	22

TABLE 2-7: INSTRUCTION SET FOR 93XX86A/B/C

Instruction	SB	Opcode					Ad	ddre	ss					Data In	Data Out	Req. CLK Cycles
93XX86B O	R 93	XX86C W	ITH C	DRG	= 1	(16-E	SIT V	VOR	D O	RGA	NIZ	ATIC	N)		
ERASE	1	11		A9	A8	A7	A6	A5	A4	А3	A2	A1	A0	_	(RDY/BSY)	13
ERAL	1	00		1	0	х	х	х	х	х	х	х	х		(RDY/BSY)	13
EWDS	1	00		0	0	х	х	х	х	х	х	х	х	_	High-Z	13
EWEN	1	00		1	1	х	х	х	х	х	х	х	х	_	High-Z	13
READ	1	10		А9	A8	A7	A6	A5	A4	АЗ	A2	A1	A0	_	D15-D0	29
WRITE	1	01		А9	A8	A7	A6	A5	A4	АЗ	A2	A1	A0	D15-D0	(RDY/BSY)	29
WRAL	1	00		0	1	х	х	х	х	х	х	х	х	D15-D0	(RDY/BSY)	29
93XX86A O	R 93	XX86C W	ITH C	DRG	= 0	(8-BI	T W	ORD	OR	GAN	NIZA	TIOI	V)		
ERASE	1	11	A10	А9	A8	A7	A6	A5	A4	АЗ	A2	A1	A0	_	(RDY/BSY)	14
ERAL	1	00	1	0	х	х	х	х	х	х	х	х	x.	_	(RDY/BSY)	14
EWDS	1	00	0	0	х	х	х	х	х	х_	х	х	x	_	High-Z	14
EWEN	1	00	1	1	х	х	х	х	x	х	х	x	X	_	High-Z	14
READ	1	10	A10	А9	A8	A7	A6	A5	A4	АЗ	A2	A1	A0	_	D7-D0	22
WRITE	1	01	A10	А9	A8	A7	A6	A 5	A4	A3	A2	A1	A0	D7-D0	(RDY/BSY)	22
WRAL	1	00	0	1	x	х	х	x	x	х	х	х	х	D7-D0	(RDY/BSY)	22

3.0 **FUNCTIONAL DESCRIPTION**

When the ORG pin is connected to Vcc, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a High-Z state except when reading data from the device, or when checking the Ready/Busy status during a programming operation. The Ready/Busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. DO will enter the High-Z state on the falling edge of CS.

3.1 **Start Condition**

The Start bit is detected by the device if CS and DI are both high with respect to the positive edge of CLK for the first time.

Before a Start condition is detected, CS, CLK and DI may change in any combination (except to that of a Start condition), without resulting in any device operation (Read, Write, Erase, EWEN, EWDS, ERAL or WRAL). As soon as CS is high, the device is no longer in Standby mode.

An instruction following a Start condition will only be executed if the required opcode, address and data bits for any particular instruction are clocked in

Note: When preparing to transmit an instruction, either the CLK or DI signal levels must be at a logic low as CS is toggled active high.

3.2 Data In/Data Out (DI/DO)

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A0 is a logic high level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of the driver, the higher the voltage at the Data Out pin. In order to limit this current, a resistor should be connected between DI and DO.

3.3 **Data Protection**

All modes of operation are inhibited when Vcc is below a typical voltage of 1.5V for '93AAXX' and '93LCXX' devices or 3.8V for '93CXX' devices.


The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

For added protection, an EWDS command Note: should be performed after every write operation and an external 10 kΩ pull-down protection resistor should be added to the

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before the initial ERASE or WRITE instruction can be executed.

Note: To prevent accidental writes to the array in the 93XX76C/86C devices, set the PE pin to a logic low.

Block Diagram




3.4 ERASE

The ERASE instruction forces all data bits of the specified address to the logical '1' state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle, except on '93CXX' devices where the rising edge of CLK before the last address bit initiates the write cycle.


The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (Tcsl). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been erased and the device is ready for another instruction.

Note: After the Erase cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

FIGURE 3-1: ERASE TIMING FOR 93AAXX AND 93LCXX DEVICES







3.5 ERASE ALL (ERAL)

The Erase All (ERAL) instruction will erase the entire memory array to the logical '1' state. The ERAL cycle is identical to the Erase cycle, except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS, except on '93CXX' devices where the rising edge of CLK before the last data bit initiates the write cycle. Clocking of the CLK pin is not necessary after the device has entered the ERAL cycle.

The DO pin indicates the Ready/Busy status of the device, if CS is brought high after a minimum of 250 ns low (TCSL).

Vcc must be \geq 4.5V for proper operation of ERAL.

Note: After the ERAL command is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

FIGURE 3-3: ERAL TIMING FOR 93AAXX AND 93LCXX DEVICES





FIGURE 3-4: ERAL TIMING FOR 93CXX DEVICES



3.6 ERASE/WRITE DISABLE And ENABLE (EWDS/EWEN)

The 93XX series devices power-up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or VCC is removed from the device.

To protect against accidental data disturbance, the ${\tt EWDS}$ instruction can be used to disable all Erase/Write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

FIGURE 3-5: EWDS TIMING






FIGURE 3-6: EWEN TIMING



3.7 READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 8-bit (If ORG pin is low or A-version devices) or 16-bit (If ORG pin is high or B-version devices) output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.





3.8 WRITE

The WRITE instruction is followed by 8 bits (If ORG is low or A-version devices) or 16 bits (If ORG pin is high or B-version devices) of data which are written into the specified address. For 93AAXX and 93LCXX devices, after the last data bit is clocked into DI, the falling edge of CS initiates the self-timed auto-erase and programming cycle. For 93CXX devices, the self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit.

The DO pin indicates the Ready/Busy status of the device, if CS is brought high after a minimum of 250 ns low (TcsL). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

Note: For devices with PE functionality such as the 93XX76C or 93XX86C, the write sequence requires a logic high signal on the PE pin prior to the rising edge of clock on the last data bit.

Note: After the Write cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

FIGURE 3-8: WRITE TIMING FOR 93AAXX AND 93LCXX DEVICES





FIGURE 3-9: WRITE TIMING FOR 93CXX DEVICES



3.9 WRITE ALL (WRAL)

The Write All (WRAL) instruction will write the entire memory array with the data specified in the command. For 93AAXX and 93LCXX devices, after the last data bit is clocked into DI, the falling edge of CS initiates the self-timed auto-erase and programming cycle. For 93CXX devices, the self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit. Clocking of the CLK pin is not necessary after the device has entered the WRAL cycle. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction, but the chip must be in the EWEN status.

The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (Tcsl.).

Vcc must be \geq 4.5V for proper operation of WRAL.

Note: For devices with PE functionality such as the 93XX76C or 93XX86C, the write sequence requires a logic high signal on the PE pin prior to the rising edge of clock on the last data bit.

Note: After the Write All cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.







FIGURE 3-11: WRAL TIMING FOR 93CXX DEVICES



4.0 PIN DESCRIPTIONS

TABLE 4-1: PIN DESCRIPTIONS

Name	SOIC/PDIP/MSOP/ TSSOP/DFN	SOT-23	Function
CS	1	5	Chip Select
CLK	2	4	Serial Clock
DI	3	3	Data In
DO	4	1	Data Out
Vss	5	2	Ground
ORG		NI/A	Organization (93XX46C/56C/66C/76C/86C)
NC ⁽¹⁾	6	N/A	No connect on 93XXA/B devices
PE	7	N1/A	Program Enable (93XX76C/86C)
NC ⁽¹⁾	/	N/A	No connect on 93XXA/B devices
Vcc	8	6	Power Supply

Note 1: With no internal connection, logic levels on NC pins are "don't cares."

4.1 Chip Select (CS)

A high level selects the device; a low level deselects the device and forces it into Standby mode. However, a programming cycle which is already in progress will be completed, regardless of the Chip Select (CS) input signal. If CS is brought low during a program cycle, the device will go into Standby mode as soon as the programming cycle is completed.

CS must be low for 250 ns minimum (TCSL) between consecutive instructions. If CS is low, the internal control logic is held in a Reset status.

4.2 Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93XX series device. Opcodes, address and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at high or low level) and can be continued anytime with respect to Clock High Time (TCKH) and Clock Low Time (TCKL). This gives the controlling master freedom in preparing opcode, address and data.

CLK is a "don't care" if CS is low (device deselected). If CS is high, but the Start condition has not been detected (DI = 0), any number of clock cycles can be received by the device without changing its status (i.e., waiting for a Start condition).

CLK cycles are not required during the self-timed Write (i.e., auto Erase/Write) cycle.

After detection of a Start condition the specified number of clock cycles (respectively low-to-high transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address and data bits before an instruction is executed. CLK and DI then become "don't care" inputs waiting for a new Start condition to be detected.

4.3 Data In (DI)

Data In (DI) is used to clock in a Start bit, opcode, address and data synchronously with the CLK input.

4.4 Data Out (DO)

Data Out (DO) is used in the Read mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pin also provides Ready/Busy status information during Erase and Write cycles. Ready/Busy status information is available on the DO pin if CS is brought high after being low for minimum Chip Select Low Time (TCSL) and an erase or write operation has been initiated.

The Status signal is not available on DO, if CS is held low during the entire Erase or Write cycle. In this case, DO is in the High-Z mode. If status is checked after the Erase/Write cycle, the data line will be high to indicate the device is ready.

Note: After the Read cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

4.5 Organization (ORG)

When the ORG pin is connected to Vcc or Logic HI, the (x16) memory organization is selected. When the ORG pin is tied to Vss or Logic LO, the (x8) memory organization is selected. For proper operation, ORG must be tied to a valid logic level.

For devices without the ORG functionality, there is no internal connection to the ORG pin. In these devices the functionality has been set at the factory to support a single word size.

'A' series devices - x8 organization

'B' series devices - x16 organization

4.6 Program Enable (PE)

A logic level on the PE pin will enable or disable the ability to write data to the memory array in only the 8-lead 93XX76C and 93XX86C devices. For all other devices the PE function is not present and the PE pin is a no connect. When driving the PE pin to a logic High, the device can be programmed, but when the PE pin is driven Low, programming is inhibited. This pin is used in parallel with the EWEN/EWDS latch to protect the memory array from inadvertent writes, as shown in Table 4-2.

In either the 93XX76C or 93XX86C devices, the PE pin must be tied to a specific logic level and cannot be floated. In all other devices without the PE function, the PE pin has no internal connections and programming is always enabled.

TABLE 4-2: WRITE PROTECTION SCHEME

EWEN/EWDS Latch	PE Pin*	Array WRITE
Enabled	1 36	Yes
Disabled	1 4 19	No
Enabled	0	No
Disabled	0	No

^{*} PE pin level does not alter the state of the EWEN/EWDS latch.

Note: For devices with PE functionality such as 93XX76C or 93XX86C, the write sequence requires a logic high signal on the PE pin prior to the rising edge of clock on the last data bit.

APPENDIX A: REVISION HISTORY

Revision A

Original release of document. Combined all the 93-Series Microwire Serial EEPROM device data sheets.

Revision B

Revised 2x3 (MC) DFN package drawing.

Revision C

Correction to Table 2-6, 93XX76A (EWDS).


Revision D (03/2007)

Revised Description; Delete Pb-free notes; Replaced Package Drawings; Revised Product ID System.



5.0 PACKAGING INFORMATION

5.1 Package Marking Information





	3-Wire 8-Lead PDIP Package Marking								
Part	Line 1 Marking	Part	Line 1 Marking	Part	Line 1 Marking				
93AA46A	93AA46A	93LC46A	93LC46A	93C46A	93C46A				
93AA46B	93AA46B	93LC46B	93LC46B	93C46B	93C46B				
93AA46C	93AA46C	93LC46C	93LC46C	93C46C	93C46C				
93AA56A	93AA56A	93LC56A	93LC56A	93C56A	93C56A				
93AA56B	93AA56B	93LC56B	93LC56B	93C56B	93C56B				
93AA56C	93AA56C	93LC56C	93LC56C	93C56C	93C56C				
93AA66A	93AA66A	93LC66A	93LC66A	93C66A	93C66A				
93AA66B	93AA66B	93LC66B	93LC66B	93C66B	93C66B				
93AA66C	93AA66C	93LC66C	9 3LC66 C	93C66C	93C66C				
93AA76A	93AA76A	93LC76A	93LC76A	93C76A	93C76A				
93AA76B	93AA76B	93LC76B	93LC76B	93C76B	93C76B				
93AA76C	93AA76C	93LC76C	93LC76C	93C76C	93C76C				
93AA86A	93AA86A	93LC86A	93LC86A	93C86A	93C86A				
93AA86B	93AA86B	93LC86B	93LC86B	93C86B	93C86B				
93AA86C	93AA86C	93LC86C	93LC86C	93C86C	93C86C				

Note: Temperature range on second line.

Legend: XX...X Part number or part number code

T Temperature (I, E)

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')


NNN Alphanumeric traceability code (2 characters for small packages)


(e3) Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator

(e3), the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available





	3-Wire 8-Lead SOIC (SN) Package Marking								
Part	Line 1 Marking	Part	Line 1 Marking	Part	Line 1 Marking				
93AA46A	93AA46AT	93LC46A	93LC46AT	93C46A	93C46AT				
93AA46B	93AA46BT	93LC46B	93LC46BT	93C46B	93C46BT				
93AA46C	93AA46CT	93LC46C	93LC46CT	93C46C	93C46CT				
93AA56A	93AA56AT	93LC56A	93LC56AT	93C56A	93C56AT				
93AA56B	93AA56BT	93LC56B	93LC56BT	93C56B	93C56BT				
93AA56C	93AA56CT	93LC56C	93LC56CT	93 C56 C	93C56CT				
93AA66A	93AA66AT	93LC66A	93LC66AT	93C66A	93C66AT				
93AA66B	93AA66BT	93LC66B	93LC66BT	93C66B	93C66BT				
93AA66C	93AA66CT	93LC66C	93LC66CT	93C66C	93C66CT				
93AA76A	93AA76AT	93LC76A	93LC76AT	93C76A	93C76AT				
93AA76B	93AA76BT	93LC76B	93LC76BT	93C76B	93C76BT				
93AA76C	93AA76CT	93LC76C	93LC76CT	93C76C	93C76CT				
93AA86A	93AA86AT	93LC86A	93LC86AT	93C86A	93C86AT				
93AA86B	93AA86BT	93LC86B	93LC86BT	93C86B	93C86BT				
93AA86C	93AA86CT	93LC86C	93LC86CT	93C86C	93C86CT				

Note: T = Temperature Range: I = Industrial, E = Extended

Legend: XX...X Part number or part number code

T Temperature (I, E)

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code (2 characters for small packages)

(e3) Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator

(e3), the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

8-Lead 2x3 DFN

Example:





	3-Wire 2x3 DFN Package Marking								
Part	Industrial Line 1 Marking	E-Temp Line 1 Marking	Part	Industrial Line 1 Marking	E-Temp Line 1 Marking	Part	Industrial Line 1 Marking	E-Temp Line 1 Marking	
93AA46A	301	302	93LC46A	304	305	93C46A	307	308	
93AA46B	311	312	93LC46B	314	315	93C46B	317	318	
93AA46C	321	322	93LC46C	324	325	93C46C	327	328	
					- 40	10-11			
93AA56A	331	332	93LC56A	334	335	93C56A	337	338	
93AA56B	341	342	93LC56B	344	345	93C56B	347	348	
93AA56C	351	352	93LC56C	354	355	93C56C	357	358	
					.0				
93AA66A	361	362	93LC66A	364	365	93C66A	367	368	
93AA66B	371	372	93LC66B	374	375	93C66B	377	378	
93AA66C	381	382	93LC66C	384	385	93C66C	387	388	
93AA76C	3B1	3B2	93LC76C	3B4	3B5	93C76C	3B7	3B8	
93AA86C	3E1	3E2	93LC86C	3E4	3E5	93C86C	3E7	3E8	

Legend: XX...X Part number or part number code

T Temperature (I, E)

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code (2 characters for small packages)

e3 Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator

(e3), the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available









	3-Wire 6-Lead SOT-23 Package Marking									
Part	Industrial Line 1 Marking	E-Temp Line 1 Marking	Part	Industrial Line 1 Marking	E-Temp Line 1 Marking	Part	Industrial Line 1 Marking	E-Temp Line 1 Marking		
93AA46A	1BNN	1CNN	93LC46A	1ENN	1FNN	93C46A	1HNN	1JNN		
93AA46B	1LNN	1MNN	93LC46B	1PNN	1RNN	93C46B	1TNN	1UNN		
						100				
93AA56A	2BNN	2CNN	93LC56A	2ENN	2FNN	93C56A	2HNN	2JNN		
93AA56B	2LNN	2MNN	93LC56B	2PNN	2RNN	93C56B	2TNN	2UNN		
				4 3						
93AA66A	3BNN	3CNN	93LC66A	3ENN	3FNN	93C66A	3HNN	3JNN		
93AA66B	3LNN	3MNN	93LC66B	3PNN 🦠	3RNN	93C66B	3TNN	3UNN		
93AA76A	4BNN	4CNN	93LC76A	4ENN	4FNN	93C76A	4HNN	4JNN		
93AA76B	4LNN	4MNN	9 3LC 76B	4PNN	4RNN	93C76B	4TNN	4UNN		
93AA86A	5BNN	5CNN	93LC86A	5ENN	5FNN	93C86A	5HNN	5JNN		
93AA86B	5LNN	5MNN	93LC86B	5PNN	5RNN	93C86B	5TNN	5UNN		

Legend: XX...X Part number or part number code

T Temperature (I, E)

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code (2 characters for small packages)

(e3) Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator

(e3), the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

8-Lead MSOP (150 mil)





	3-Wire 8-Lead MSOP Package Marking								
Part	Line 1 Marking	Part	Line 1 Marking	Part	Line 1 Marking				
93AA46A	3A46AT	93LC46A	3L46AT	93C46A	3C46AT				
93AA46B	3A46BT	93LC46B	3L46BT	93C46B	3C46BT				
93AA46C	3A46CT	93LC46C	3L46CT	93C46C	3C46CT				
93AA56A	3A56AT	93LC56A	3L56AT	93C56A	3C56AT				
93AA56B	3A56BT	93LC56B	3L56BT	93C56B	3C56BT				
93AA56C	3A56CT	93LC56C	3L56CT	93C56C	3C56CT				
93AA66A	3A66AT	93LC66A	3L66AT	93C66A	3C66AT				
93AA66B	3A66BT	93LC66B	3L66BT	93C66B	3C66BT				
93AA66C	3A66CT	93LC66C	3L66C T	93C66C	3C66CT				
93AA76A	3A76AT	93LC76A	3 L76AT	93C76A	3C76AT				
93AA76B	3A76BT	93LC76B	3L76BT	93C76B	3C76BT				
93AA76C	3A76CT	93LC76C	3L76CT	93C76C	3C76CT				
93AA86A	3A86AT	93LC86A	3L86AT	93C86A	3C86AT				
93AA86B	3A86BT	93LC86B	3L86BT	93C86B	3C86BT				
93AA86C	3A86CT	93LC86C	3L86CT	93C86C	3C86CT				

Note: T = Temperature Range: I = Industrial, E = Extended

Legend: XX...X Part number or part number code

T Temperature (I, E)

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code (2 characters for small packages)

e3 Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator

(e3), the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will

be carried over to the next line, thus limiting the number of available characters for customer-specific information.









3-Wire 8-Lead TSSOP Package Marking							
Part	Line 1 Marking	Part	Line 1 Marking	Part	Line 1 Marking		
93AA46A	A46A	93LC46A	L46A	93C46A	C46A		
93AA46B	A46B	93LC46B	L46B	93C46B	C46B		
93AA46C	A46C	93LC46C	L46C	93C46C	C46C		
93AA56A	A56A	93LC56A	L56A	93C56A	C56A		
93AA56B	A56B	93LC56B	L56B	93C56B	C56B		
93AA56C	A56C	93LC56C	L56C	93C56C	C56C		
93AA66A	A66A	93LC66A	L66A	93C66A	C66A		
93AA66B	A66B	93LC66B	L 66 B	93C66B	C66B		
93AA66C	A66C	93LC66C	L66C	93C66C	C66C		
93AA76A	A76A	93LC76A	L76A	93C76A	C76A		
93AA76B	A76B	93LC76B	L76B	93C76B	C76B		
93AA76C	A76C	93LC76C	L76C	93C76C	C76C		
93AA86A	A86A	93LC86A	L86A	93C86A	C86A		
93AA86B	A86B	93LC86B	L86B	93C86B	C86B		
93AA86C	A86C	93LC86C	L86C	93C86C	C86C		

Note: Temperature range on second line.

Legend: XX...X Part number or part number code

T Temperature (I, E)

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code (2 characters for small packages)

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


Note: For very small packages with no room for the Pb-free JEDEC designator

(e3), the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

8-Lead Plastic Dual In-Line (P or PA) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		.100 BSC		
Top to Seating Plane	Α	_	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	_	
Shoulder to Shoulder Width	Е	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eВ	-	-	.430	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

8-Lead Plastic Small Outline (SN or OA) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimension	n Limits	MIN	NOM	MAX			
Number of Pins	N		8				
Pitch	е		1.27 BSC				
Overall Height	Α	-	_	1.75			
Molded Package Thickness	A2	1.25	_	_			
Standoff §	A1	0.10	_	0.25			
Overall Width	Е		6.00 BSC				
Molded Package Width	E1		3.90 BSC				
Overall Length	D		4.90 BSC				
Chamfer (optional)	h	0.25	_	0.50			
Foot Length	L	0.40	_	1.27			
Footprint	L1		1.04 REF				
Foot Angle	ф	0°	_	8°			
Lead Thickness	С	0.17	_	0.25			
Lead Width	b	0.31	_	0.51			
Mold Draft Angle Top	α	5°	_	15°			
Mold Draft Angle Bottom	β	5°	_	15°			


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



1.30

1.50

0.18

0.30

0.20

D2

E2

b

L

Κ

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.

Contact-to-Exposed Pad

Exposed Pad Length

Exposed Pad Width

Contact Width

Contact Length

- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123B

1.75

1.90

0.30

0.50


_

0.25

0.40

6-Lead Plastic Small Outline Transistor (CH or OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimer	sion Limits	MIN	NOM	MAX	
Number of Pins	N		6		
Pitch	е		0.95 BSC		
Outside Lead Pitch	e1		1.90 BSC		
Overall Height	Α	0.90	-	1.45	
Molded Package Thickness	A2	0.89	_	1.30	
Standoff	A1	0.00	-	0.15	
Overall Width	Е	2.20	-	3.20	
Molded Package Width	E1	1.30	_	1.80	
Overall Length	D	2.70	-	3.10	
Foot Length	L	0.10	-	0.60	
Footprint	L1	0.35	_	0.80	
Foot Angle	ф	0°	_	30°	
Lead Thickness	С	0.08	_	0.26	
Lead Width	b	0.20	-	0.51	

Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

8-Lead Plastic Micro Small Outline Package (MS or UA) [MSOP]

te: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

С

0.08

0.22

3. Dimensioning and tolerancing per ASME Y14.5M.

Lead Thickness

Lead Width

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-111B

0.23

0.40

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	1	_	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Overall Width	Е		6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	2.90	3.00	3.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.19	_	0.30	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

NOTES:



THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com



READER RESPONSE


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

10:	Technical Publications Manager Total Pages Sent	
RE:	Reader Response	
From	Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: (FAX: ()	
Appli	cation (optional):	
Wou	ld you like a reply?YN	
Devi	ce: 93XX46X/56X/66X/76X/86X Literature Number: DS21929D	
Ques	stions:	
1. \	ce: 93XX46X/56X/66X/76X/86X Literature Number: DS21929D stions: What are the best features of this document?	
_		_
2. H	How does this document meet your hardware and software development needs?	
_		
_		
3. [Do you find the organization of this document easy to follow? If not, why?	
_		
_		
4. \	What additions to the document do you think would enhance the structure and subject?	
-		
5. \	What deletions from the document could be made without affecting the overall usefulness?	
_		
6. I	s there any incorrect or misleading information (what and where)?	
_		
_		
7. H	How would you improve this document?	
_		

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



NOTES:



Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, Keeloq, Keeloq logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509 ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon

Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506

Fax: 86-591-8750-3521 China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533

Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7250 Fax: 86-29-8833-7256 ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631

Fax: 91-11-4160-8632 India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166

Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul

Tel: **82-**2-554**-7200** Fax: 82-**2-**55**8-**5932 or

82-2-558**-**5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818

Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610

Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351

Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340 Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820