


Dual N-Channel 40-V (D-S) MOSFET

PRODUCT SUMMARY

V_{DS} (V)	$R_{DS(on)}$ (Ω)	I_D (A)	Q_g (Typ.)
40	0.112 at $V_{GS} = 10$ V	6 ^a	2.2 nC
	0.171 at $V_{GS} = 4.5$ V	4.9	

PowerPAK ChipFET Dual



Ordering Information: Si5944DU-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES


- Halogen-free
- TrenchFET® Power MOSFET
- New Thermally Enhanced PowerPAK® ChipFET® Package
 - Small Footprint Area
 - Low On-Resistance
 - Thin 0.8 mm Profile



RoHS
COMPLIANT

APPLICATIONS

- DC-DC Power Supply



N-Channel MOSFET

N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ($T_J = 150^\circ\text{C}$)	$T_C = 25^\circ\text{C}$	6 ^a	A
	$T_C = 70^\circ\text{C}$	4.87	
	$T_A = 25^\circ\text{C}$	3.28 ^{b, c}	
	$T_A = 70^\circ\text{C}$	2.63 ^{b, c}	
Pulsed Drain Current	I_{DM}	10	
Continuous Source-Drain Diode Current	$T_C = 25^\circ\text{C}$	8.33	
	$T_A = 25^\circ\text{C}$	1.68 ^{b, c}	
Single Pulse Avalanche Current	I_{AS}	5	
Avalanche Energy	E_{AS}	1.25	mJ
Maximum Power Dissipation	$T_C = 25^\circ\text{C}$	10	W
	$T_C = 70^\circ\text{C}$	6.4	
	$T_A = 25^\circ\text{C}$	2.0 ^{b, c}	
	$T_A = 70^\circ\text{C}$	1.3 ^{b, c}	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	- 55 to 150	$^\circ\text{C}$
Soldering Recommendations (Peak Temperature) ^{d, e}		260	

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{b, f}	R_{thJA}	52	62	$^\circ\text{C/W}$
Maximum Junction-to-Case (Drain)	R_{thJC}	15	18	

Notes:

a. Package limited.

b. Surface Mounted on 1" x 1" FR4 board.

c. $t = 5$ s.

d. See Solder Profile (<http://www.vishay.com/ppg?73257>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

f. Maximum under Steady State conditions is 110°C/W .

SPECIFICATIONS T _J = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA	40			V	
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	I _D = 250 μA		32.6		mV/°C	
V _{GS(th)} Temperature Coefficient	ΔV _{GS(th)} /T _J			- 4.7			
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	1		3	V	
Gate-Source Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ± 20 V			± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 40 V, V _{GS} = 0 V			- 1	μA	
		V _{DS} = 40 V, V _{GS} = 0 V, T _J = 55 °C			- 10		
On-State Drain Current ^a	I _{D(on)}	V _{DS} ≤ 5 V, V _{GS} = 10 V	10			A	
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 10 V, I _D = 3.3 A		0.093	0.112	Ω	
		V _{GS} = 4.5 V, I _D = 2.6 A		0.137	0.165		
Forward Transconductance ^a	g _{fs}	V _{DS} = 20 V, I _D = 3.3 A		6.88		S	
Dynamic ^b							
Input Capacitance	C _{iss}	V _{DS} = 20 V, V _{GS} = 0 V, f = 1 MHz		210		pF	
Output Capacitance	C _{oss}			33			
Reverse Transfer Capacitance	C _{rss}			17			
Total Gate Charge	Q _g	V _{DS} = 20 V, V _{GS} = 10 V, I _D = 3.3 A		4.4	6.6	nC	
Gate-Source Charge	Q _{gs}	V _{DS} = 20 V, V _{GS} = 4.5 V, I _D = 3.3 A		2.2	3.3		
Gate-Drain Charge	Q _{gd}			1.2			
Gate Resistance	R _g			0.8			
Turn-On Delay Time	t _{d(on)}	f = 1 MHz		2.7	4.1	Ω	
Rise Time	t _r		V _{DD} = 20 V, R _L = 7.6 Ω I _D ≅ 2.63 A, V _{GEN} = 10 V, R _g = 1 Ω		4	6	ns
Turn-Off Delay Time	t _{d(off)}				30	45	
Fall Time	t _f				10	15	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 20 V, R _L = 9.48 Ω I _D ≅ 2.41 A, V _{GEN} = 4.5 V, R _g = 1 Ω			6	9	
Rise Time	t _r			12	18		
Turn-Off Delay Time	t _{d(off)}			80	120		
Fall Time	t _f			6	9		
				8	15		
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			8.33	A	
Pulse Diode Forward Current	I _{SM}				10		
Body Diode Voltage	V _{SD}	I _S = 3.0 A, V _{GS} = 0 V		0.8	1.2	V	
Body Diode Reverse Recovery Time	t _{rr}	I _F = 3.0 A, dI/dt = 100 A/μs, T _J = 25 °C		22	33	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			18	27	nC	
Reverse Recovery Fall Time	t _a			19		ns	
Reverse Recovery Rise Time	t _b			3			


Notes:

a. Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.


b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current and Gate Voltage








Capacitance



Gate Charge





On-Resistance vs. Junction Temperature

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

Source-Drain Diode Forward Voltage

On-Resistance vs. Gate-to-Source Voltage

Threshold Voltage

Single Pulse Power, Junction-to-Ambient




* $V_{GS} >$ minimum V_{GS} at which $R_{DS(on)}$ is specified

Safe Operating Area

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted**Normalized Thermal Transient Impedance, Junction-to-Ambient****Normalized Thermal Transient Impedance, Junction-to-Case**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?73683>.

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.