

DisplayPort 1:1 Signal Repeater and Signal Conditioner

Check for Samples: [SN75DP119](#)

FEATURES

- DP signal repeater
- Supports Data Rates up to 2.7Gbps
- Fixed Equalizer With 3 Selectable Settings
- 12kV ESD HBM
- Temperature Range: 0..85°C
- 14 Pin 3.5x3.5mm RGY Package or 36-Pin 6.0x6.0mm RHH Package

APPLICATIONS

- eDP
- Desktop PC
- Notebook PC
- PC Docking Station
- PC Standalone Video Card

DESCRIPTION

The SN75DP119 is a 1-lane or 2-lane embedded DisplayPort (eDP) repeater that regenerates the DP high speed digital link. The device compensates for pcb related frequency loss and signal reflections. This is especially helpful in designs with long pcb traces or when there is a FET switch in the signal path.

Four levels of differential output voltage swing (V_{OD}) and any combination of pre-emphasis using these V_{OD} levels are supported. The output swing and pre-emphasis are configured through device control inputs. The available output swing levels are 300mV_{PP}, 400mV_{PP}, 600mV_{PP} or 750mV_{PP}. Therefore, the output pre-emphasis level can be configured to 0dB, 2.0dB, 2.5dB, 3.5dB, 5.5dB, 6dB, or 8dB. This is a good solution for embedded link applications, such as the connection from the GPU to the notebook internal panel. To adjust the output signal level adaptively during link training, the implementation needs to control the device control inputs.

The SN75DP119 supports programmable integrated receiver equalization circuitry. This equalization circuitry can be used to help improve signal integrity in applications where the input link has a high level of insertion loss. The equalizer can be set to 3dB or 6dB equalization. The equalizer can also be turned off.

The SN75DP119 consumes between 64mW and 175mW depending on the selected mode of operation. The device also supports an ultra low power standby mode. In this mode, the outputs are disabled and the device draws less than 700µW of power.

The device is characterized for an extended operational temperature range from 0°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2009, Texas Instruments Incorporated





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

TYPICAL IMPLEMENTATIONS




Figure 1. Typical Implementation Showing Two GPU Sources, a 2:1 FET Switch, and the DP119 as Signal Conditioner




Figure 2. Device Block Diagram

PACKAGE PIN OUT




Table 1. Pin List 14-Pin RGY Package

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
IN0p/n	2, 3	OUT0p/n	13, 12	EN	7	VOD_CTL	14	pwr	4, 11
IN1p/n	5, 6	OUT1p/n	10, 9	PRE_CTL	1	EQ_CTL	8	GND	thermal pad

Table 2. Pin List 36-Pin RHH Package

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
IN0p/n	2, 3	OUT0p/n	23, 22	EN	14	VOD_CTL	31	pwr	4, 24	N.C.	8-13, 16-20, 27-30, 34-36
IN1p/n	5, 6	OUT1p/n	26, 25	PRE_CTL	33	EQ_CTL	15	GND	1, 7, 21, 32 thermal pad		

PIN FUNCTIONS

PIN		DESCRIPTION
SIGNAL	I/O	
MAIN LINK INPUT PINS		
IN0p/n	I [100Ω diff]	DisplayPort Main Link Channel 0 Differential Input
IN1p/n		DisplayPort Main Link Channel 1 Differential Input
MAIN LINK OUTPUT PINS		
OUT0p/n	O [100Ω diff]	DisplayPort Main Link Channel 0 Differential Output
OUT1p/n		DisplayPort Main Link Channel 1 Differential Output
CONTROL PINS		
EN	3-level Input [CMOS]	Enable. This input is a 3-level input. If the input is left open, the internal input biasing pulls the input level to VCC/2. The input can also be pulled high or low externally. This allows to configure the device for 1-channel mode, 2-channel mode or power down mode. EN = HIGH: Device in Normal Mode, both outputs OUT1 and OUT2 are enabled; EN = VCC/2 (input left floating): Device in Normal mode, 2 nd output is disabled; EN = LOW: Device in Power Down mode. All outputs are high-impedance; Inputs are ignored
PRE_CTL	3-level Input [CMOS]	Configures the output pre-emphasis level. This input is a 3-level input. If the input is left open, the internal input biasing pulls the input level to VCC/2. The input can also be pulled high or low externally. This allows to configure the pre-emphasis for 3 different levels. See Table 4 for configuration details.
VOD_CTL	3-level Input [CMOS]	Configures the output amplitude VOD level. This input is a 3-level input. If the input is left open, the internal input biasing pulls the input level to VCC/2. The input can also be pulled high or low externally. This allows to configure 3 different output swing amplitudes. See Table 4 for configuration details.
EQ_CTL	3-level Input [CMOS]	Configures the EQ input setting for both differential inputs. This input is a 3-level input. If the input is left open, the internal input biasing pulls the input level to VCC/2. The input can also be pulled high or low externally. This allows to configure the pre-emphasis for 3 different levels. EQ_CTL = LOW: 0dB (EQ turned off) EQ_CTL = VCC/2 (input left floating): 3dB fixed EQ EQ_CTL = HIGH (input tied to VCC): 6dB fixed EQ
SUPPLY AND GROUND PINS		
VCC	pwr	3.3V Supply
GND	pwr	Ground
Note: (H) Logic High: (L) Logic Low		

STATUS DETECT AND OPERATING MODES FLOW DIAGRAM

The SN75DP119 switches between the power saving and the active modes in the following way:




Figure 3. SN75DP119 Operational Modes Flow Chart

Table 3. Description of SN75DP119 Modes

MODE	CHARACTERISTICS	CONDITIONS
ShutDown Mode	Least amount of power consumption (all circuitry turned off); outputs are high-impedance	EN is low
2- channel Active Mode	Data transfer (normal operation); The device outputs OUTx represents the data received on the input INx. The input EQ and output pre-emphasis and output swing voltage level are controlled through the external control pins.	EN is high (both main link outputs enabled)
1-channel Active Mode	Data transfer (normal operation); The device output OUT0 represents the data received on the input IN0. The 2 nd channel (IN1 and OUT1) are disabled. The input EQ and output pre-emphasis and output swing voltage level are controlled through the external control pins.	EN is VCC/2 (only main link channel 0 enabled)

PRE-EMPHASIS AND VOD OUTPUT SWING SETTINGS

The SN75DP119 allows configuring output pre-emphasis and output swing through the external control inputs. The following options are valid:

Table 4. Pre-Emphasis and V_{OD} Output Swing Configuration

	PRE_CTL = LOW	PRE_CTL = VCC/2 (INPUT LEFT FLOATING)	PRE_CTL = HIGH
VOD_CTL = LOW	V _{OD} = 300 mV _{PP} ; 2.5 dB pre-emphasis (lowest power consumption)	V _{OD} = 300 mV _{PP} ; 6 dB pre-emphasis	V _{OD} = 300 mV _{PP} ; 8.5 dB pre-emphasis
VOD_CTL = VCC/2 (input left floating)	V _{OD} = 400 mV _{PP} ; no pre-emphasis	V _{OD} = 400 mV _{PP} ; 3.5 dB pre-emphasis	V _{OD} = 400 mV _{PP} ; 5.5 dB pre-emphasis
VOD_CTL = HIGH	V _{OD} = 600 mV _{PP} ; no pre-emphasis	V _{OD} = 600 mV _{PP} ; 2.5 dB pre-emphasis	V _{OD} = 800 mV _{PP} ; no pre-emphasis

ORDERING INFORMATION⁽¹⁾

PART NUMBER	PART MARKING	PACKAGE
SN75DP119RGYR	DP119	14-pin QFN Reel
SN75DP119RHHR	DP119	36-pin QFN Reel

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE / UNIT
Supply Voltage Range ⁽²⁾	V _{CC}	–0.3 V to 4 V
Voltage Range	Main Link I/O (OUTx, INx) Differential Voltage	–0.3 V to VCC+0.3 V
	Control Inputs	–0.3 V to 5.5 V
Electrostatic discharge	Human body model ⁽³⁾	OUTx, AUX_SNK, HPD_IN, CAD_IN
		All other pins
	Charged-device model ⁽⁴⁾	±12 kV
	Machine model ⁽⁵⁾	±1000 V
Continuous power dissipation		±200 V
		See Dissipation Rating Table

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-B

(4) Tested in accordance with JEDEC Standard 22, Test Method C101-A

(5) Tested in accordance with JEDEC Standard 22, Test Method A115-A

DISSIPATION RATINGS

PACKAGE	PCB JEDEC STANDARD	T _A ≤ 25°C	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING
14-pin QFN (RGY)	Low-K	800 mW	8 mW/°C	310 mW
	High-K	1800 mW	18 mW/°C	750 mW
36-pin QFN (RHH)	Low-K	1000 mW	10 mW/°C	400 mW
	High-K	2700 mW	27 mW/°C	1080 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$R_{\theta JB}$	Junction-to-board thermal resistance	4x4 Thermal vias under powerpad	RGY		18		°C/W
			RHH		12		
$R_{\theta JC}$	Junction-to-pad (thermal pad) thermal resistance		RGY		5		°C/W
			RHH		5		
P_N	Device power under normal operation	EN = VCC, OUTx: $V_{OD} = 800$ mVpp, 3.5 dB pre-emphasis; 2.7 Gbps PRBS; VCC = 3.6 V				150	mW
P_{SD}	Device power dissipation under low power	No Activity on INx; EN=GND				360	μW

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply Voltage	3	3.3	3.6	V
T_A	Operating free-air temperature	0		85	°C
3-LEVEL CONTROL PINS (EN, VOD_CTL, PRE_CTL, EQ_CTL)					
V_{IH}	High-level input voltage	$V_{CC}-0.5$			V
V_{IM}	Mid-level input voltage	$V_{CC}/2-0.3$		$V_{CC}/2+0.3$	V
V_{IL}	Low-level input voltage			0.5	V

DEVICE POWER

SN75DP119 is designed to run from a single supply voltage of 3.3V.

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CCDP1max}$ Supply current 1 DP lane selected	WorstCase: EN = $V_{CC}/2$ (1-lane) or V_{CC} (2-lane selected); 2.7Gbps PRBS; $V_{ID} = 400$ mV _{PP} ; $V_{OD} = 300$ mV _{PP} , 8.5 dB pre-emp (PRE_CTL= V_{CC} ; V _{OD} _CTL=GND); EQ_CTL = V_{CC} (6 dB); $V_{CC} = 3.3$ V (for typ) and $V_{CC} = 3.6$ V (for max), ⁽¹⁾		16.2	21.3	mA
$I_{CCDP2max}$ Supply current 2 DP lanes selected			31.7	41.4	mA
$I_{CCDP3max}$ Supply current 1 DP lane selected	EN = $V_{CC}/2$ (1-lane) or V_{CC} (2-lane selected); 2.7Gbps PRBS; $V_{ID} = 400$ mV _{PP} ; $V_{OD} = 300$ mV _{PP} , 0 dB pre-emp (PRE_CTL = GND); V _{OD} _CTL = $V_{CC}/2$); EQ_CTL=GND (0 dB); $V_{CC} = 3.3$ V (for typ) and $V_{CC} = 3.6$ V (for max),		12.9	17.6	mA
$I_{CCDP4max}$ Supply current 2 DP lanes selected			24.9	34.1	mA
$I_{CCDP1typ}$ Supply current 1 DP lane selected	EN = $V_{CC}/2$ (1-lane) or V_{CC} (2-lane selected); 2.7Gbps PRBS; IN/OUT; $V_{ID} = 600$ mV _{PP} ; (PRE_CTL=GND); V _{OD} _CTL = V_{CC} ; $V_{CC} = 3.3$ V, EQ_CTL = GND (no EQ) ⁽²⁾		14.5		mA
$I_{CCDP2typ}$ Supply current 2 DP lanes selected			28.2		mA
$I_{CCDP3typ}$ Supply current 1 DP lane selected	EN = $V_{CC}/2$ (1-lane) or V_{CC} (2-lane selected); 2.7Gbps PRBS; no pre-emp; IN/OUT; $V_{ID} = 800$ mV _{PP} ; (PRE_CTL= V _{OD} _CTL = V_{CC}); $V_{CC} = 3.3$ V, EQ_CTL = GND (no EQ) ⁽³⁾		14.5		mA
$I_{CCDP4typ}$ Supply current 2 DP lanes selected			28.2		mA
IPWRDN Shutdown current (PWRDN mode)	EN = GND;		25	100	μA
3-LEVEL CONTROL PINS (EN, VOD_CTL, PRE_CTL, EQ_CTL)					
I_L Low-level input current	$V_I = 0.5$ V; $V_{CC} = 3.6$ V	-30		30	μA
I_H High-level input current	$V_I = V_{CC} - 0.5$ V; $V_{CC} = 3.6$ V	-30		30	μA
I_M Mid-level input current	$V_I = V_{CC}/2 - 0.3$ V and $V_I = V_{CC}/2 + 0.3$ V; $V_{CC} = 3.6$ V	-30		30	μA
R_{bias} Input bias resistance	See Figure 8	105	125	145	kΩ
R_{ESD} input series resistance to biasing network	See Figure 8		2	2.4	kΩ

(1) This current consumption also applies to VOD=400mV with 5.5 dB pre-emphasis or VOD=600mV output swing and 2dB pre-emphasis

(2) This current consumption also applies to VOD=300mV with 2 dB pre-emphasis

(3) This current consumption also applies to VOD=300mV with 6dB pre-emphasis or VOD=400mV output swing and 3.5dB pre-emphasis

MAIN LINK IO

The SN75DP119 is designed to support the DisplayPort high speed differential main link with three levels of output voltage swing and three levels of pre-emphasis. The main link I/Os of the SN75DP119 are designed to be compliant with the DisplayPort 1.1a specification.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
MAIN LINK DIFFERENTIAL INPUT AND OUTPUT PINS IN[4:1] AND OUT[4:1]				
V_{ID} Peak-to-peak input differential voltage – HBR (high bit rate)	0.15		1.4	V _{PP}
V_{ID} Peak-to-peak input differential voltage – LBR (low bit rate)	0.15		1.4	V _{PP}
d_R Data rate			2.7	Gbps
C_{AC} AC coupling capacitance (each input and each output line)	1×75		2×200	nF
R_{tdiff} Differential output termination resistance	80	100	120	Ω
V_{Oterm} Output termination voltage (AC coupled)	0		2	V
$t_{SK(in HBR)}$ Intra-pair skew at the input package pins using 2.7 Gbps input data rate			100	ps
$t_{SK(in LBR)}$ Intra-pair skew at the input package pins using 1.62 Gbps input data rate			300	ps
$t_{R/F}$ Input rise and fall time			160	ps

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IN[1:0], OUT[1:0]						
[V _{OD(0.3)}]	Output differential voltage swing	V _{PRE} = V _{PRE(0.0)} ; 675 Mbps D10.2 test pattern; V _{ID} = 300 mV _{pp} ; EQ = 3 dB	300mV setting only used with pre-emphasis [300]			mV _{pp}
V _{OD(0.4)}			400			mV _{pp}
V _{OD(0.6)}			600			mV _{pp}
V _{OD(0.75)}			800			mV _{pp}
V _{Eyemask}	Eyemask compliance	V _{OD} = 800 mV _{pp} test pattern measured in compliance with PHY CTS1.1 section 3.1 at test point TP2; V _{ID} = 300mV _{PP} ; EQ=3dB	pass			
V _{PRE(0.0)}	Driver output pre-emphasis	V _{OD} = V _{OD(0.4)} , V _{OD(0.6)} , or V _{OD(0.8)} at 2.7Gbps only	0			dB
V _{PRE(2.5)}		V _{OD} = V _{OD(0.3)} or V _{OD(0.6)} at 2.7Gbps only	2.7			dB
V _{PRE(3.5)}		V _{OD} = V _{OD(0.4)} at 2.7Gbps only; EQ=3dB	0.9	3.5		dB
V _{PRE(6.0)}		V _{OD} = V _{OD(0.3)} or V _{OD(0.4)} at 2.7Gbps only; EQ=3dB	3.3	6.0		dB
V _{PRE(8.5)}		V _{OD} = V _{OD(0.3)} at 2.7Gbps only; EQ=3dB	7	8.5		dB
R _{OUT}	Driver output impedance (single ended)		100			Ω
R _{IN}	Differential input termination impedance		80	100	120	Ω
V _{Item}	Input termination voltage (AC coupled)	Self-biased	0	1.7	2	V
V _{OCM}	Output common mode voltage		0	1.55	2	V
V _{TXACCM}	Output AC common mode voltage	Verified through statistical measurements only using 1.62Gbps and 2.7Gbps PRBS7 data pattern measured at TP2; EQ = 3dB	20			mV _{rms}
I _{TXSHORT}	Output short circuit current limit	OUT[1:0] shorted to GND; single-ended current	50			mA
I _{RXSHORT}	Input short circuit current limit	IN[1:0] shorted to GND (single ended)	50			mA

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{R/F(DP)}	Differential output edge rate (20%–80%)	All VOD options, Measured at TP1, PRBS7; V _{ID} = 300 mV _{PP} ; EQ = 3dB; C _{LOAD} = 1 pF	50		155	ps
t _{PD}	Propagation delay time			325	550	ps
t _{skpp}	Part-to-Part skew	With identical voltage and temperature		0	160	ps
t _{SK(1)}	Intra-pair output skew	Signal input skew = 0ps; d _R = 2.7Gbps, No Pre-emphasis, 800 mVp-p, D10.2 pattern	20			ps
t _{SK(2)}	Inter-pair output skew		100			ps
Δt _{DPJIT(PP)}	Peak-to-peak output residual jitter at package pins	V _{OD(0.4)} ; V _{PRE(0.0)} ; Δt _{jit} = t _{jit(output)} – t _{jit(input)} ; verified through design simulation and statistical measurements only using 1.62Gbps and 2.7Gbps PRBS7 data pattern.	15			ps




Figure 4. Main Link Test Circuit




Figure 5. Main Link Delay Measurements




Figure 6. Main Link Skew Measurements




Figure 7. Display Port Compliance Setup




Figure 8. 3-Level Input Biasing Network

TYPICAL CHARACTERISTICS




DETERMINISTIC OUTPUT JITTER
vs
INPUT TRACE LENGTH

Figure 9.

EYE PATTERN
INPUT TO DP119

Trace Length = 16 (inches) [width = 4 mil]

Figure 10.

EYE PATTERN
OUTPUT OF DP119

Trace Length = 16 (inches) [width = 4 mil]

Figure 11.

APPLICATION INFORMATION

Device Schematic

Figure 12 provides a simple schematic reference for the 14-pin package. In addition to this schematic sufficient VCC decoupling for the 3.3V power supply is necessary.




Figure 12. Simplified Schematic drawing

Layout Recommendation

Data rates of 2.7Gbps require fast edge rate, which can cause EMI radiation if the pcb is not designed carefully. Decoupling with small current loops is recommended. It is recommended to place the de-coupling cap as close as possible to the device and on the same side of the pcb (see Figure 13). Choose the capacitor such that the resonant frequency of the capacitor does not align closely with 2.7GHz. Also provide several GND vias to the thermal pad to minimize the area of current loops.




Figure 13. De-Coupling Layout Recommendation

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75DP119RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75DP119RGYT	ACTIVE	VQFN	RGY	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75DP119RHHR	ACTIVE	VQFN	RHH	36	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN75DP119RHHT	ACTIVE	VQFN	RHH	36	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75DP119RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
SN75DP119RGYT	VQFN	RGY	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
SN75DP119RHHR	VQFN	RHH	36	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
SN75DP119RHHT	VQFN	RHH	36	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75DP119RGYR	VQFN	RGY	14	3000	346.0	346.0	29.0
SN75DP119RGYT	VQFN	RGY	14	250	190.5	212.7	31.8
SN75DP119RHHR	VQFN	RHH	36	2500	346.0	346.0	33.0
SN75DP119RHHT	VQFN	RHH	36	250	190.5	212.7	31.8

[查询"SN75DP119"供应商](#)

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



4203539-2/H 06/2009


- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
 - F. Package complies to JEDEC MO-241 variation BA.

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES: All linear dimensions are in millimeters


Exposed Thermal Pad Dimensions



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

RHH (S-PVQFN-N36)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.

RHH (S-PVQFN-N36)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4206362-3/H 09/10

NOTE: A. All linear dimensions are in millimeters

RHH (S-PQFP-N36)



4208014/A 06/06

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps