

October 1988 Revised March 2000

DM74LS299

8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

General Description

The DM74LS299 is an 8-bit universal shift/storage register with 3-STATE outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and filip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q0 and Q7 to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

Features


- Common I/O for reduced pin count
- Four operation modes: shift left, shift right, load and store
- Separate shift right serial input and shift left serial input for easy cascading
- 3-STATE outputs for bus oriented applications

Ordering Code:

Order Number	Package Number	Package Description
DM74LS299WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74LS299N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



 $V_{CC} = Pin 20$ GND = Pin 10

Connection Diagram



Pin Descriptions

Pin Names	Description
CP	Clock Pulse Input (Active Rising Edge)
D_{S0}	Serial Data Input for Right Shift
D _{S7}	Serial Data Input for Left Shift
S0, S1	Mode Select Inputs
MR	Asynchronous Master Reset Input (Active LOW)
OE1, OE2	3-STATE Output Enable Inputs (Active LOW)
I/O0-I/O7	Parallel Data Inputs or 3-STATE Parallel Outputs
Q0-Q7	Serial Outputs
供	WWW.DZSC.U

© 2000 Fairchild Semiconductor Corporation

DS009827

www.fairchildsemi.com



Functional Description

The DM74LS299 contains eight edge-triggered D-type flipflops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by the S0 and S1, as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0 and Q7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{\text{MR}}$ overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either $\overline{\text{OE}1}$ or $\overline{\text{OE}2}$ disables the 3-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-STATE buffers are also disabled by HIGH signals on both S0 and S1 in preparation for a parallel load operation.

Mode Select Table

	Inputs			Pagnanga	
MR	S1	S0	СР	Response	
L	Χ	Χ	Χ	Asynchronous Reset; Q0–Q7 = LOW	
Н	Н	Н		Parallel Load; I/O _n →Q _n	
Н	L	Н	~	Shift Right; D _{S0} →Q0, Q0→Q1, etc.	
Н	Н	L	~	Shift Left; D _{S7} →Q7, Q7→Q6, etc.	
Н	L	L	Χ	Hold	


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

∠ = LOW-to-HIGH Clock (CP) Transition

Logic Diagram



Absolute Maximum Ratings(Note 1)

7V Supply Voltage 7V Input Voltage Operating Free Air Temperature Range 0°C to +70°C

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions to actival device operations. for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{OH}	HIGH Level Output Current	Q0, Q7			-0.4	mA
		I/O0-I/O7			-2.6	mA
I _{OL}	LOW Level Output Current	Q0, Q7			8	mA
		I/O0-I/O7			24	mA
T _A	Free Air Operating Temperatu	re	0		70	°C
t _S (H)	Setup Time HIGH or LOW		24			ns
t _S (L)	S0 or S1 to CP		24			115
t _H (H)	Hold Time HIGH or LOW		0			ns
t _H (L)	S0 or S1 to CP		0			115
t _S (H)	Setup Time HIGH or LOW		10			ns
t _S (L)	I/O_n , D_{S0} , D_{S7} to CP		10			115
t _H (H)	Hold Time HIGH or LOW		0			ns
t _H (L)	I/O _n , D _{S0} , D _{S7} to CP		0			115
t _W (H)	CP Pulse Width HIGH or LOW		15			ne
$t_W(L)$			15			ns
t _W (L)	MR Pulse Width LOW		15			ns
t _{REC}	Recovery Time MR to CP		10			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condi	Conditions		Typ (Note 2)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V	
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max	Q0, Q7	2.7	3.4		V	
	Output Voltage	$V_{IL} = Max$	I/O0-I/O7	2.4			\ \ \	
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$	00 02		0.35	0.5	V	
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4		
I _I	Input Current @ Max	V _{CC} = Max	Input	s		0.1	mA	
	Input Voltage	$V_I = 7V$	Sn			0.2	mA	
I _{IH}	HIGH Level	$V_{CC} = Max, V_I = 2.7V$	Sn			40	μΑ	
	Input Current		Input	S		20	μΑ	
I _{IL}	LOW Level	$V_{CC} = Max, V_I = 0.4V$	Sn			-0.8	mA	
	Input Current		Input	S		-0.4	mA	
Ios	Short Circuit	V _{CC} = Max	Q_0, C	Q ₇ –20		-100	m ^	
	Output Current	(Note 3)	I/O ₀ -	I/O ₇ –30		-130	mA	
I _{CC}	Supply Current	$V_{CC} = Max, \overline{OE} = 4.5V$				60	mA	
I _{OZH}	3-STATE Output Off	V _{CC} = Max				40		
	Current HIGH	$V_O = 2.7V$				40	μА	
I _{OZL}	3-STATE Output Off	V _{CC} = Max				-400	μА	
	Current Low	$V_{O} = 0.4V$.00	,,,,	


Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V, T_A = +25^{\circ}C$

		R _L =	$R_L = 2 k\Omega$			
Symbol	Parameter	C _L =	$C_L = 15 \text{ pF}$			
		Min	Max			
f _{MAX}	Maximum Input Frequency	35		MHz		
t _{PLH}	Propagation Delay		26	ns		
t _{PHL}	CP to Q0 or Q7		28	115		
t _{PLH}	Propagation Delay		25	ns		
t _{PHL}	CP to I/O _n		35	ns		
t _{PHL}	Propagation Delay		28	ns		
	MR to Q0 or Q7		20	115		
t _{PHL}	Propagation Delay		35	ns		
	MR to I/O _n		33	115		
t _{PZH}	Output Enable Time		18	ns		
t_{PZL}			25	115		
t _{PHZ}	Output Disable Time		15	ns		
t_{PLZ}			20	115		



(8.255 +1.016) -0.381

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 1.013-1.040 (25.73-26.42) $\textbf{0.092} \times \textbf{0.030}$ (2.337 × 0.762) MAX DP 0.032 ±0.005 20 19 18 17 16 15 14 13 12 11 20 19 (0.813±0.127) RAD 0.260 ±0.005 PIN NO. 1 IDENT PIN NO. 1 IDENT (6.604 ±0.127) 0.280 **DPTION 1** (7.112) MIN 1 2 3 4 5 6 7 8 9 10 0.090 OPTION 2 0.300-0.320 (2.286) (7.620-8.128) D.060 NOM 0.040 OPTION 2 4° (4X) 0.130 0.005 (1.524) TYP (1.016) TYP 0.065 (3.302 0.127) (1.651) 0.145-0.200 (3.683-5.080) 0.009-0.015 (0.229-0.381) TYP 0.060 ±0.005 0.020 0.100 ± 0.010 0.125-0.140 (0.508)(2.540 ± 0.254) (3.175-3.556) 0.325 +0.040 -0.015 (1.524 ± 0.127) (0.457 ± 0.076)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N20A (REV G