

## 16-Bit, 250kSPS, Serial, CMOS, Sampling ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- 0V to 8.192V,  $\pm 5V$ , and  $\pm 10V$  Input Ranges
- 93dB SNR with 20kHz Input
- $\pm 1.5\text{LSB}$  Max INL
- $\pm 1\text{LSB}$  Max DNL; 16 Bits, No Missing Codes
- SPI™-Compatible Serial Output with Daisy-Chain (TAG) Feature and 3-State Bus
- 5V Analog Supply, 1.65V to 5.25V I/O Supply
- Pinout Similar to 16-Bit ADS7809 (Low-Speed) and 12-Bit ADS7808 and ADS8508
- No External Precision Resistors Required
- Uses Internal or External Reference
- 110mW Typ Power Dissipation at 250kSPS
- 28-Pin SSOP Package
- Simple DSP Interface

### APPLICATIONS


- Industrial Process Control
- Data Acquisition Systems
- Digital Signal Processing
- Medical Equipment
- Instrumentation

### DESCRIPTION

The ADS8519 is a complete 16-bit sampling analog-to-digital (A/D) converter using state-of-the-art CMOS structures. It contains a complete 16-bit, capacitor-based, successive approximation register (SAR) A/D converter with sample-and-hold, reference, clock, and a serial data interface. Data can be output using the internal clock or synchronized to an external data clock. The ADS8519 also provides an output synchronization pulse for ease-of-use with standard DSP processors.

The ADS8519 is specified at a 250kSPS sampling rate over the full temperature range. Internal precision resistors provide various input ranges including  $\pm 10V$ ,  $\pm 5V$ , and 0V to 8.192V, while the innovative design allows operation from a single 5V supply with power dissipation under 125mW.

The ADS8519 is available in a 28-pin SSOP package, and is fully specified for operation over the industrial  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2007–2008, Texas Instruments Incorporated



SLAS462A – JUNE 2007 – REVISED MARCH 2008  
[查询 ADS8519IDBRCN 供应商](#)


These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	MINIMUM INL (LSB)	NO MISSING CODES	MINIMUM SINAD (dB)	SPECIFIED TEMPERATURE RANGE	PACKAGE-LEAD	PACKAGE DESIGNATOR	ORDERING NUMBER	TRANSPORT MEDIA, QTY
ADS8519IB	±1.5	16-Bit	90	–40°C to +85°C	SSOP-28	DB	ADS8519IBDB	Tube, 50
							ADS8519IBDBR	Tape and Reel, 2000
ADS8519I	±3	15-Bit	87	–40°C to +85°C	SSOP-28	DB	ADS8519IDB	Tube, 50
							ADS8519IDBR	Tape and Reel, 2000

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

### ABSOLUTE MAXIMUM RATINGS<sup>(1)(2)</sup>

Over operating free-air temperature range (unless otherwise noted).

		UNIT
Analog inputs	R <sub>1IN</sub>	±25V
	R <sub>2IN</sub>	±25V
	R <sub>3IN</sub>	±25V
	REF	+V <sub>ANA</sub> + 0.3V to AGND2 – 0.3V
Ground voltage differences	DGND, AGND2	±0.3V
	V <sub>ANA</sub>	6V
	V <sub>DIG</sub>	6V
Digital inputs		–0.3V to +V <sub>DIG</sub> + 0.3V
Internal power dissipation		700mW
Maximum junction temperature		+165°C
Lead temperature (soldering, 10s)		+300°C

(1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

### ELECTRICAL CHARACTERISTICS

At T<sub>A</sub> = –40°C to +85°C, f<sub>s</sub> = 250kSPS, and V<sub>DIG</sub> = V<sub>ANA</sub> = 5V, using internal reference (unless otherwise specified).

PARAMETER	TEST CONDITIONS	ADS8519I			ADS8519IB			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Resolution				16			16	Bits
<b>ANALOG INPUT</b>								
Voltage ranges <sup>(1)</sup>								
Impedance <sup>(1)</sup>								
Capacitance			50			50		pF
<b>THROUGHPUT SPEED</b>								
Conversion cycle time	Acquire and convert			4			4	μs
Throughput rate		250			250			kSPS

(1) ±10V, ±5V, 0V to 8.192V, etc. (see [Table 3](#))

**ELECTRICAL CHARACTERISTICS (continued)**

At  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $f_s = 250\text{kSPS}$ , and  $V_{\text{DIG}} = V_{\text{ANA}} = 5\text{V}$ , using internal reference (unless otherwise specified).

PARAMETER		TEST CONDITIONS	ADS8519I			ADS8519IB			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
DC ACCURACY									
INL	Integral linearity error		−3		3	−1.5		1.5	LSB <sup>(2)</sup>
DNL	Differential linearity error		−2		2	−1		1	LSB
No missing codes			15			16			Bits
Transition noise <sup>(3)</sup>			0.67			0.67			LSB
Full-scale error <sup>(4)(5)</sup>	±10V range	Internal reference	−0.5		0.5	−0.25		0.25	%FSR
	All other ranges	Internal reference	−0.5	−0.05	0.5	−0.5	−0.05	0.5	
Full-scale error drift		Internal reference	±7			±7			ppm/°C
Full-scale error <sup>(4)(5)</sup>	±10V range	External reference	−0.05	0.003	0.05	−0.05	0.003	0.05	%FSR
	All other ranges	External reference	−0.5		0.5	−0.5		0.5	
Full-scale error drift		External reference	±2			±2			ppm/°C
Bipolar zero error <sup>(4)</sup>			−4		4	−2		2	mV
Bipolar zero error drift			±2			±2			ppm/°C
Unipolar zero error <sup>(4)</sup>	8.192V		−20	6	20	−20	6	20	mV
Unipolar zero error drift			±0.4			±0.4			ppm/°C
Recovery to rated accuracy after power down		1μF capacitor to CAP	1			1			ms
Power supply sensitivity (V <sub>DIG</sub> = V <sub>ANA</sub> = V <sub>D</sub> )		+4.75V < V <sub>D</sub> < +5.25V	−8		8	−8		8	LSB
AC ACCURACY									
SFDR	Spurious-free dynamic range		f <sub>i</sub> = 20kHz	95	100	97	100		dB <sup>(6)</sup>
THD	Total harmonic distortion		f <sub>i</sub> = 20kHz		−96	−94	−98	−96	dB
SINAD	Signal-to-(noise+distortion)		f <sub>i</sub> = 20kHz	87	91	90	92		dB
			−60dB Input		30		32		dB
SNR	Signal-to-noise ratio		f <sub>i</sub> = 20kHz	88	92	91	93		dB
Full-power bandwidth <sup>(7)</sup>				500		500			kHz
SAMPLING DYNAMICS									
Aperture delay				5		5			ns
Transient response		FS step			2			2	μs
Overvoltage recovery <sup>(8)</sup>				150		150			ns
REFERENCE									
Internal reference voltage		No load	4.076	4.096	4.116	4.076	4.096	4.116	V
Internal reference source current (must use external buffer)				1		1			μA
Internal reference drift				8		8			ppm/°C
External reference voltage range for specified linearity			2.5	4.096	4.1	2.5	4.096	4.1	V
External reference current drain		External 4.096V ref.			100			100	μA

(2) LSB means Least Significant Bit. For the ±10V input range, one LSB is 305μV.

(3) Typical rms noise at worst-case transitions and temperatures.

(4) As measured with circuit shown in Figure 29 and Figure 30.

(5) For bipolar input ranges, full-scale error is the worst case of –Full-Scale or +Full-Scale uncalibrated deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. For unipolar input ranges, full-scale error is the deviation of the last code transition divided by the transition voltage. It also includes the effect of offset error.

(6) All specifications in dB are referred to a full-scale ±10V input.

(7) Full-power bandwidth is defined as the full-scale input frequency at which signal-to-(noise + distortion) degrades to 60dB.

(8) Recovers to specified performance after 2 x FS input overvoltage.

SLAS462A – JUNE 2007 – REVISED MARCH 2008  
查询 ADS8519DBRC1 供应商**ELECTRICAL CHARACTERISTICS (continued)**At  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $f_s = 250\text{kSPS}$ , and  $V_{\text{DIG}} = V_{\text{ANA}} = 5\text{V}$ , using internal reference (unless otherwise specified).


PARAMETER		TEST CONDITIONS	ADS8519I			ADS8519IB			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
DIGITAL INPUTS										
Logic levels										
V <sub>IL</sub>	Low-level input voltage <sup>(9)</sup>	V <sub>DIG</sub> = 1.65V to 5.25V	−0.3		0.6	−0.3		0.6	V	
V <sub>IH</sub>	High-level input voltage <sup>(9)</sup>	V <sub>DIG</sub> = 1.65V to 5.25V	0.5 x V <sub>DIG</sub>		V <sub>DIG</sub> + 0.3	0.5 x V <sub>DIG</sub>		V <sub>DIG</sub> + 0.3	V	
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0V						±10	μA	
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = 5V						±10	μA	
DIGITAL OUTPUTS										
Data format			Serial, 16-bits			Serial, 16-bits				
Data coding			Binary 2's complement or straight binary			Binary 2's complement or straight binary				
Pipeline delay			Conversion results only available after completed conversion			Conversion results only available after completed conversion				
Data clock			Selectable for internal or external data clock			Selectable for internal or external data clock				
Internal clock (output only when transmitting data)		EXT/INT low	9			9			MHz	
External clock (can run continually but not recommended for optimum performance)		EXT/INT high	0.1			0.1			26	MHz
V <sub>OL</sub>	Low-level output voltage	I <sub>SINK</sub> = 1.6mA, V <sub>DIG</sub> = 1.65V to 5.25V						0.45	V	
V <sub>OH</sub>	High-level output voltage	I <sub>SOURCE</sub> = 500μA, V <sub>DIG</sub> = 1.65V to 5.25V	V <sub>DIG</sub> − 0.45			V <sub>DIG</sub> − 0.45			V	
Leakage current		Hi-Z state, V <sub>OUT</sub> = 0V to V <sub>DIG</sub>						±5	μA	
Output capacitance		Hi-Z state	15			15			pF	
POWER SUPPLIES										
V <sub>DIG</sub>	Digital input voltage	Must be ≤ V <sub>ANA</sub>	1.65		5.25	1.65		5.25	V	
V <sub>ANA</sub>	Analog input voltage	Must be ≤ V <sub>ANA</sub>	4.75		5	4.75		5	5.25	V
I <sub>DIG</sub>	Digital input current	Must be ≤ V <sub>ANA</sub>	0.1		1	0.1		1		mA
I <sub>ANA</sub>	Analog input current	Must be ≤ V <sub>ANA</sub>	22		25	22		25		mA
POWER DISSIPATION										
PWRD Low		f <sub>S</sub> = 250kSPS	110		125	110		125		mW
PWRD High			20			20				μW
TEMPERATURE RANGE										
Specified performance			−40		+85	−40		+85		°C
Derated performance <sup>(10)</sup>			−55		+125	−55		+125		°C
Storage			−65		+150	−65		+150		°C
θ <sub>JA</sub>	Thermal resistance		67			67				°C/W

(9) TTL-compatible at 5V supply.

(10) The internal reference may not be started correctly beyond the industrial temperature range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ); therefore, use of an external reference is recommended.

## PIN CONFIGURATION

### DB PACKAGE (TOP VIEW)






## Pin Assignments

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND1	2	–	Analog ground. Used internally as ground reference point. Minimal current flow.
AGND2	9	–	Analog ground
$\overline{\text{BUSY}}$	25	O	Busy output. Falls when a conversion is started, and remains low until the conversion is completed and the data are latched into the output shift register.
$\overline{\text{CS}}$	24	–	Chip select. Internally ORed with $\text{R}/\overline{\text{C}}$ .
CAP	6		Reference buffer capacitor, 2.2 $\mu\text{F}$ tantalum capacitor to ground.
DATA	17	O	Serial data output. Data are synchronized to DATACLK, with the format determined by the level of $\text{SB}/\overline{\text{BTC}}$ . In the external clock mode, after 16 bits of data, the ADS8519 outputs the level input on TAG as long as $\overline{\text{CS}}$ is low and $\text{R}/\overline{\text{C}}$ is high (see <a href="#">Figure 8</a> and <a href="#">Figure 9</a> ). If $\text{EXT}/\overline{\text{INT}}$ is low, data are valid on both the rising and falling edges of DATACLK, and between conversions DATA stays at the level of the TAG input when the conversion was started.
DATACLK	16	I/O	Either an input or an output, depending on the $\text{EXT}/\overline{\text{INT}}$ level. Output data are synchronized to this clock. If $\text{EXT}/\overline{\text{INT}}$ is low, DATACLK transmits 16 pulses after each conversion, and then remains low between conversions.
DGND	14	–	Digital ground
$\text{EXT}/\overline{\text{INT}}$	13	–	Selects external or internal clock for transmitting data. If high, data are output synchronized to the clock input on DATACLK. If low, a convert command initiates the transmission of the data from the previous conversion, along with 16 clock pulses output on DATACLK.
NC	5, 8, 10, 11, 18, 20, 22, 23	–	Not connected
PWRD	26	I	Power down input. If high, conversions are inhibited and power consumption is significantly reduced. Results from the previous conversion are maintained in the output shift register.
$\text{R}/\overline{\text{C}}$	21	I	Read/convert input. With $\overline{\text{CS}}$ low, a falling edge on $\text{R}/\overline{\text{C}}$ puts the internal sample-and-hold into the hold state and starts a conversion. When $\text{EXT}/\overline{\text{INT}}$ is low, this also initiates the transmission of the data results from the previous conversion. If $\text{EXT}/\overline{\text{INT}}$ is high, a rising edge on $\text{R}/\overline{\text{C}}$ with $\overline{\text{CS}}$ low, or a falling edge on $\overline{\text{CS}}$ with $\text{R}/\overline{\text{C}}$ high, initiates the transmission of data from the previous conversion.
REF	7	I/O	Reference input/output. Outputs internal 4.096V reference. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2 $\mu\text{F}$ tantalum capacitor.
$\text{R1}_{\text{IN}}$	1	I	Analog input. See <a href="#">Table 3</a> for input range connections.
$\text{R2}_{\text{IN}}$	3	I	Analog input. See <a href="#">Table 3</a> for input range connections.
$\text{R3}_{\text{IN}}$	4	I	Analog input. See <a href="#">Table 3</a> for input range connections.
$\text{SB}/\overline{\text{BTC}}$	12	O	Select straight binary or binary two's complement data output format. If high, data are output in a straight binary format. If low, data are output in a binary two's complement format.
SYNC	15	O	Sync output. This pin is used to supply a data synchronization pulse when the EXT level is high and at least one external clock pulse has occurred when not in the read mode. See the <a href="#">External DATACLK</a> section for the external clock mode description.
TAG	19	I	Tag input for use in the external clock mode. If EXT is high, digital data input from TAG is output on DATA with a delay that depends on the external clock mode. See <a href="#">Figure 8</a> and <a href="#">Figure 9</a> .
$\text{V}_{\text{ANA}}$	27	I	Analog supply input. Nominally +5V. Connect directly to pin 20, and decouple to ground with 0.1 $\mu\text{F}$ ceramic and 10 $\mu\text{F}$ tantalum capacitors.
$\text{V}_{\text{DIG}}$	28	I	Digital supply input. Connect directly to pin 19.



**TIMING REQUIREMENTS,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$** 

PARAMETER		MIN	TYP	MAX	UNIT
$t_{w1}$	Pulse duration, convert	40			ns
$t_{d1}$	Delay time, $\overline{\text{BUSY}}$ from $\text{R}/\overline{\text{C}}$ low		6	20	ns
$t_{w2}$	Pulse duration, $\overline{\text{BUSY}}$ low			2.2	$\mu\text{s}$
$t_{d2}$	Delay time, $\overline{\text{BUSY}}$ , after end of conversion		5		ns
$t_{d3}$	Delay time, aperture		5		ns
$t_{\text{conv}}$	Conversion time			2.2	$\mu\text{s}$
$t_{\text{acq}}$	Acquisition time	1.8			$\mu\text{s}$
$t_{\text{conv}} + t_{\text{acq}}$	Cycle time			4	$\mu\text{s}$
$t_{d4}$	Delay time, $\text{R}/\overline{\text{C}}$ Low to internal DATACLK output		270		ns
$t_{c1}$	Cycle time, internal DATACLK		110		ns
$t_{d5}$	Delay time, data valid to internal DATACLK high	15	35		ns
$t_{d6}$	Delay time, data valid after internal DATACLK low	20	35		ns
$t_{c2}$	Cycle time, external DATACLK	35			ns
$t_{w3}$	Pulse duration, external DATACLK high	15			ns
$t_{w4}$	Pulse duration, external DATACLK low	15			ns
$t_{\text{su1}}$	Setup time, $\text{R}/\overline{\text{C}}$ rise/fall to external DATACLK high	15			ns
$t_{\text{su2}}$	Setup time, $\text{R}/\overline{\text{C}}$ transition to $\overline{\text{CS}}$ transition	10			ns
$t_{d7}$	Delay time, SYNC, after external DATACLK high	3		35	ns
$t_{d8}$	Delay time, data valid from external DATACLK high	2		13	ns
$t_{d9}$	Delay time, $\overline{\text{CS}}$ rising edge to external DATACLK rising edge	10			ns
$t_{d10}$	Delay time, previous data available after $\overline{\text{CS}}$ , $\text{R}/\overline{\text{C}}$ low	2			$\mu\text{s}$
$t_{\text{su3}}$	Setup time, $\overline{\text{BUSY}}$ transition to first external DATACLK	5			ns
$t_{d11}$	Delay time, final external DATACLK to $\overline{\text{BUSY}}$ rising edge			1	$\mu\text{s}$
$t_{\text{su4}}$	Setup time, TAG valid	0			ns
$t_{h1}$	Hold time, TAG valid	2			ns

**TIMING DIAGRAMS****Figure 1. Critical Timing**

**TIMING DIAGRAMS (continued)****Figure 2. Basic Conversion Timing: Internal DATACLK (Read Previous Data During Conversion)****Figure 3. Basic Conversion Timing: External DATACLK**



**TIMING DIAGRAMS (continued)****Figure 4. Read After Conversion (Discontinuous External DATACLK)****Figure 5. Read During Conversion (Discontinuous External DATACLK)**

## TIMING DIAGRAMS (continued)




Figure 6. Read After Conversion With SYNC (Discontinuous External DATACLK)






Figure 7. Read During Conversion With SYNC (Discontinuous External DATACLK)

**TIMING DIAGRAMS (continued)**

**Figure 8. Conversion and Read Timing with Continuous External DATACLK (EXT/INT Tied High) Read After Conversions (Not Recommended)**

## TIMING DIAGRAMS (continued)



**Figure 9. Conversion and Read Timing with Continuous External DATACLK (EXT/INT Tied High) Read Previous Conversion Results During Conversion (Not Recommended)**

## TYPICAL CHARACTERISTICS




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.

## TYPICAL CHARACTERISTICS (continued)




Figure 19.




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.






Figure 25.

**TYPICAL CHARACTERISTICS (continued)****Figure 26.****Figure 27.****BASIC OPERATION**

Two signals control conversion in the ADS8519:  $\overline{CS}$  and  $R/\overline{C}$ . These two signals are internally ORed together. To start a conversion, the chip must be selected ( $\overline{CS}$  low) and the conversion signal must be active ( $R/\overline{C}$  low). Either signal can be brought low first. Conversion starts on the falling edge of the second signal.  $BUSY$  goes low when conversion starts and returns high after the data from that conversion are shifted into the internal storage register. Sampling begins when  $BUSY$  goes high.

To reduce the number of control pins,  $\overline{CS}$  can be tied low permanently. The  $R/\overline{C}$  pin then controls conversion and data reading exclusively. In the external clock mode, this configuration means that the ADS8519 clocks out data whenever  $R/\overline{C}$  is brought high and the external clock is active. In the internal clock mode, data are clocked out every convert cycle, regardless of the states of  $\overline{CS}$  and  $R/\overline{C}$ . The ADS8519 provides a TAG input for cascading multiple converters together.

**READING DATA**

The conversion result is available as soon as  $BUSY$  returns to high; therefore, data always represent the conversion previously completed, even when it is read during a conversion. The ADS8519 outputs serial data in either straight binary or binary two's complement format. The  $SB/\overline{BTC}$  pin controls the format. data are shifted out MSB first. The first conversion immediately following a power-up does not produce a valid conversion result.

Data can be clocked out with either the internally-generated clock or with an external clock. The  $EXT/\overline{INT}$  pin controls this function. If an external clock is used, the TAG input can be used to daisy-chain multiple ADS8519 data pins together.

## INTERNAL DATACLK

In the internal clock mode, data for the previous conversion are clocked out during each conversion period. The internal data clock is synchronized to the internal conversion clock so that it does not interfere with the conversion process.

The DATACLK pin becomes an output when  $\overline{\text{EXT/INT}}$  is low. 16 clock pulses are generated at the beginning of each conversion after timing  $t_{d4}$  is satisfied (that is, previous conversion results can only be read during the current conversion). DATACLK returns to low when it is inactive. The 16 bits of serial data are shifted out of the DATA pin synchronous to this clock, with each bit available on a rising and then a falling edge. The DATA pin then returns to the state of the TAG pin input sensed at the start of transmission.

## EXTERNAL DATACLK

The external clock mode offers several ways to retrieve conversion results. However, care must be taken to avoid corrupting the data because the external clock cannot be synchronized to the internal conversion clock.

When  $\overline{\text{EXT/INT}}$  is set high, the  $\overline{\text{R/C}}$  and  $\overline{\text{CS}}$  signals control the read state. When the read state is initiated, the result from the previously completed conversion is shifted out of the DATA pin synchronous to the external clock that is connected to the DATACLK pin. Each bit is available on a falling and then a rising edge. The maximum external clock speed of 28.5MHz allows data to be shifted out quickly either at the beginning of conversion or the beginning of sampling.

There are several modes of operation available when using an external clock. It is recommended that the external clock run only while reading data. This mode is the discontinuous clock mode. Because the external clock is not synchronized to the internal clock that controls conversion, slight changes in the external clock can cause conflicts that can corrupt the conversion process. Specifications with a continuously running external clock cannot be ensured. It is especially important that the external clock does not run during the second half of the conversion cycle (approximately the time period specified by  $t_{d11}$ ; see the [Timing Requirements](#) table).

In the discontinuous clock mode, data can be read during conversion or during sampling, with or without a SYNC pulse. Data read during a conversion must meet the  $t_{d11}$  timing specification. Data read during sampling must be complete before starting a conversion.

Whether reading during sampling or during conversion, a SYNC pulse is generated whenever at least one rising edge of the external clock occurs while the device is not in the read state. In the *Discontinuous External Clock with SYNC* mode, a SYNC pulse follows the first rising edge after the read command. Data are shifted out after the SYNC pulse. The first rising clock edge after the read command generates a SYNC pulse. The SYNC pulse can be detected on the next falling edge and then the next rising edge. Successively, each bit can be read first on the falling edge and then on the next rising edge. Thus, 17 clock pulses after the read command are required to read on the falling edge; 18 clock pulses are necessary to read on the rising edge.

If the clock is entirely inactive when not in the read state, no SYNC pulse is generated. In this case, the first rising clock edge shifts out the MSB. The MSB can be read on the first falling edge or on the next rising edge. In this *Discontinuous External Clock with No SYNC* mode, 16 clocks are necessary to read the data on the falling edge and 17 clocks for reading on the rising edge. Data always represent the conversion already completed. [Table 2](#) summarizes the required DATACLK pulses.

**Table 2. DATACLK Pulses**

DESCRIPTION	DATACLK PULSES REQUIRED	
	WITH SYNC	WITHOUT SYNC
Read on falling edge of DATACLK	17	16
Read on rising edge of DATACLK	18	17




## TAG FEATURE

The TAG feature allows the data from multiple ADS8519 converters to be read on a single serial line. The converters are cascaded together using the DATA pins as outputs and the TAG pins as inputs, as illustrated in Figure 28. The DATA pin of the last converter drives the processor serial data input. Data are then shifted through each converter, synchronous to the externally supplied data clock, onto the serial data line. The internal clock cannot be used for this configuration.

The preferred timing uses the discontinuous, external data clock during the sampling period. Data must be read during the sampling period because there is not sufficient time to read data from multiple converters during a conversion period without violating the  $t_{d11}$  constraint (see External DATACLK section). The sampling period must be sufficiently long to allow all data words to be read before starting a new conversion.

In Figure 28, note that a null bit separates the data word from each converter. The state of the DATA pin at the end of a read cycle reflects the state of the TAG pin at the start of the cycle. This condition is true in all read modes, including the internal clock mode. For example, when a single converter is used in the internal clock mode, the state of the TAG pin determines the state of the DATA pin after all 16 bits have shifted out. When multiple converters are cascaded together, this state forms the null bit that separates the words. Thus, with the TAG pin of the first converter grounded as shown in Figure 28, the null bit becomes a zero between each data word.



**Figure 28. Timing of TAG Feature With Single Conversion (Using External DATACLK)**

ANALOG INPUTS

The ADS8519 has three analog input ranges, as shown in [Table 3](#). The offset specification is factory-calibrated with internal resistors. The gain specification is factory-calibrated with 0.1%, 0.25W, external resistors, as shown in [Figure 29](#) and [Figure 30](#). The external resistors can be omitted if a larger gain error is acceptable or if using software calibration. The hardware trim circuitry shown in [Figure 29](#) and [Figure 30](#) can reduce the error to zero.

Table 3. Input Range Connections  
(see [Figure 29](#) and [Figure 30](#) for complete information)

ANALOG INPUT RANGE	CONNECT R1 <sub>IN</sub> TO	CONNECT R2 <sub>IN</sub> TO	CONNECT R3 <sub>IN</sub> TO	IMPEDANCE
±10V	V <sub>IN</sub>	AGND	CAP	8.88kΩ
±10V	AGND	V <sub>IN</sub>	CAP	8.88kΩ
±5V	V <sub>IN</sub>	V <sub>IN</sub>	CAP	6.08kΩ
0V to 8.192V	AGND	AGND	V <sub>IN</sub>	5.95kΩ





Figure 29. Offset/Gain Circuits for Unipolar Input Ranges



**Figure 30. Offset/Gain Circuits for Bipolar Input Ranges**

Analog input pins R1<sub>IN</sub>, R2<sub>IN</sub>, and R3<sub>IN</sub> have  $\pm 25V$  overvoltage protection. The input signal must be referenced to AGND1. This referencing minimizes the ground-loop problem typical to analog designs. The analog input should be driven by a low-impedance source. A typical driving circuit using the [OPA627](#) or [OPA132](#) is shown in [Figure 30](#).


The ADS8519 can operate with its internal 4.096V reference or an external reference. An external reference connected to pin 6 (REF) bypasses the internal reference. The external reference must drive the 4k $\Omega$  resistor that separates pin 6 from the internal reference (see the [illustration on page 1](#)). The load varies with the difference between the internal and external reference voltages. The external reference voltage can vary from 3.9V to 4.2V. The internal reference is approximately 4.096V. The reference, whether internal or external, is buffered internally with the output on pin 5 (CAP).

The ADS8519 is factory-tested with 2.2 $\mu F$  capacitors connected to pin 5 (CAP) and pin 6 (REF). Each capacitor should be placed as close as possible to its pin. The capacitor on pin 6 band-limits the internal reference noise. A smaller capacitor can be used, but it may degrade SNR and SINAD. The capacitor on pin 5 stabilizes the reference buffer and provides switching charge to the CDAC during conversion. Capacitors smaller than 1 $\mu F$  may cause the buffer to become unstable and not hold sufficient charge for the CDAC. The parts are tested to specifications with 2.2 $\mu F$ , so larger capacitors are not necessary. The equivalent series resistance (ESR) of these compensation capacitors is also critical. Keep the total ESR under 3 $\Omega$ . See the [Typical Characteristics](#) section concerning how ESR affects performance.

SLAS462A – JUNE 2007 – REVISED MARCH 2008  
[查询ADS8519DBRCN代理商](#)

Neither the internal reference nor the buffer should be used to drive an external load. Such loading can degrade performance. Any load on the internal reference causes a voltage drop across the 4k $\Omega$  resistor and affects gain. The internal buffer is capable of driving  $\pm 2\text{mA}$  loads, but any load can cause perturbations of the reference at the CDAC, degrading performance. It should be pointed out that, unlike other devices with a similar input structure, the ADS8519 does not require a second high-speed amplifier used as a buffer to isolate the CAP pin from the signal-dependent current in the R3<sub>IN</sub> pin, but can tolerate it if one does exist.

The external reference voltage can vary from 3.9V to 4.2V. The reference voltage determines the size of the least significant bit (LSB). The larger reference voltages produce a larger LSB, which can improve SNR. Smaller reference voltages can degrade SNR.




**Figure 31. Typical Driving Circuitry ( $\pm 10\text{V}$ , No Trim)**

**Table 4. Control Truth Table**


SPECIFIC FUNCTION	$\overline{\text{CS}}$	R/ $\overline{\text{C}}$	BUSY	EXT/INT	DATACLK	PWRD	SB/BTC	OPERATION
Initiate conversion and output data using internal clock	1 > 0	0	1	0	Output	0	x	Initiates conversion $n$ . Data from conversion $n - 1$ clocked out on DATA synchronized to 16 clock pulses output on DATACLK.
	0	1 > 0	1	0	Output	0	x	
Initiate conversion and output data using external clock	1 > 0	0	1	1	Input	0	x	Initiates conversion $n$ .
	0	1 > 0	1	1	Input	0	x	Initiates conversion $n$ .
	1 > 0	1	1	1	Input	x	x	Outputs data with or without SYNC pulse. See the <a href="#">Reading Data</a> section.
	1 > 0	1	0	1	Input	0	x	Outputs data with or without SYNC pulse. See Reading Data section.
	0	0 > 1	0	1	Input	0	x	
No actions	0	0	0 > 1	x	x	0	x	This is an acceptable condition.
Power down	x	x	x	x	x	0	x	Analog circuitry powered. Conversion can proceed..
	x	x	x	x	x	1	x	Analog circuitry disabled. Data from previous conversion maintained in output registers.
Selecting output format	x	x	x	x	x	x	0	Serial data are output in binary two's complement format.
	x	x	x	x	x	x	1	Serial data are output in straight binary format.

**Table 5. Output Codes and Ideal Input Voltages**

DESCRIPTION	ANALOG INPUT RANGE			DIGITAL OUTPUT			
	$\pm 10\text{V}$	$\pm 5\text{V}$	0V to 8.192V	BINARY TWO'S COMPLEMENT (SB/BTC LOW)		STRAIGHT BINARY (SB/BTC HIGH)	
Least significant bit (LSB)	305 $\mu\text{V}$	153 $\mu\text{V}$	125 $\mu\text{V}$	BINARY CODE	HEX CODE	BINARY CODE	HEX CODE
+Full-scale (FS – 1LSB)	9.999695V	4.999847V	8.191875V	0111 1111 1111 1111	7FFF	1111 1111 1111 1111	FFFF
Midscale	0V	0V	4.096V	0000 0000 0000 0000	0000	1000 0000 0000 0000	8000
One LSB below midscale	–305 $\mu\text{V}$	153 $\mu\text{V}$	4.095975V	1111 1111 1111 1111	FFFF	0111 1111 1111 1111	7FFF
–Full scale	–10V	–5V	0V	1000 0000 0000 0000	8000	0000 0000 0000 0000	0000



(a) 10V With Hardware Trim



(b) 10V Without Hardware Trim

Note: Use 1% metal film resistors.

**Figure 32. Gain Adjust Trim**

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
ADS8519IBDB	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8519IBDBG4	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8519IBDBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8519IBDBG4	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8519IDB	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8519IDBG4	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8519IDBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8519IDBRG4	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8519IDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
ADS8519IDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8519IBDBR	SSOP	DB	28	2000	346.0	346.0	33.0
ADS8519IDBR	SSOP	DB	28	2000	346.0	346.0	33.0



## DB (R-PDSO-G\*\*)


## PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

## PLASTIC QUAD FLATPACK



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>