

## CMOS Liquid-Crystal Display Drivers

#### High-Voltage Types (20-Volt Rating)

- CD4054B 4-Segment Display Driver
- CD4055B BCD to 7-Segment Decoder/Driver with "Display-Frequency" Output
- CD4056B -- BCD to 7-Segment Decoder/Driver with Strobed-Latch Function

■ CD4055B and CD4056B types are single-digit BCD-to-7-segment decoder/driver circuits that provide level-shifting functions on the chip. This feature permits the BCD input-signal swings (VDD to VSS) to be the same as or different from the 7-segment output-signal swings (VDD to VEE). For example, the BCD input-signal swings (VDD to VSS) may be as small as 0 to -3 V, whereas the output-display drive-signal swing (VDD to VEE) may be as large as from 0 to -15V. If VDD to VEE exceeds 15 V, VDD to VSS should be at least 4V (0 to -4V).

The 7-segment outputs are controlled by the DISPLAY-FREQUENCY (DF) input which causes the selected segment outputs to be low, high, or a square-wave output (for liquid-crystal displays). When the DF input is low the output segments will be high when selected by the BCD inputs. When the DF input is high, the output segments will be low when selected by the BCD inputs. When a square-wave is present at the DF input, the selected segments will have a square-wave output that is 180° out of phase with the DF input. Those segments which are not selected will have a squarewave output that is in phase with the input. DF square-wave repetition rates for liquidcrystal displays usually range from 30 Hz (well above flicker rate) to 200 Hz (well below the upper limit of the liquid-crystal frequency response). The CD4055B provides a level-shifted high-amplitude DF output which is required for driving the common electrode in liquid-crystal displays. The CD4056B provides a strobed-latch function at the BCD inputs. Decoding of all input combinations on the CD4055B and CD4056B provides displays of 0 to 9 as well as L, P, H, A, -, and a blank position.

The CD4054B provides level shifting similar to the CD4055B and CD4056B independently strobed latches, and common DF control on 4 signal lines. The CD4054B is intended to provide drive-signal compatibility with the CD4055B and CD4056B 7-segment decoder types for the decimal point, colon, polarity, and similar display lines. A level-shifted high-amplitude DF output can be obtained from any CD4054B output line by connect-

# CD4054B, CD4055B, CD4056B Types

#### Features:


- Operation of liquid crystals with CMOS circuits provides ultra-low-power displays
- Equivalent ac output drive for liquidcrystal displays – no external capacitor required
- Voltage doubling across display, e.g.
  VDD VEE = 18 V results in effective 36 V p-p drive across selected display segments
- Low- or high-output level dc drive for other types of displays
- On-chip logic-level conversion for different input- and output-level swings
- Full decoding of all input combinations:
  0-9, L, H, P, A,-, and blank positions
- Strobed-latch function—CD4054B Series and CD4056B Series
- DISPLAY-FREQUENCY (DF) output for liquid-crystal common-line drive signal---CD4055B Series (CD4054B Series also: see introductory text)
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range;
- 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):
  - 1 V at VDD = 5 V
  - $2 \text{ V at V}_{DD} = 10 \text{ V}$
  - 2.5 V at VDD = 15 V
- 5-V, 10-V, and 15-V parametric ratings


#### Applications

- General-purpose displays
- Calculators and meters
- Wall and table clocks
- Industrial control panels
- Portable lab instruments
- Panel meters
- Auto dashboard displays
- Appliance control panels

ing the corresponding input and strobe lines to a low and high level, respectively and applying a square wave to DFIN. The CD4054B may also be utilized for logic-level "up conversion" or "down conversion". For example, input-signal swings (VDD to VSS) from +5 to 0 V can be converted to outputsignal swings (VDD to VEE) of +5 to -5 V. The level-shifted function on all three types permits the use of different input- and output-signal swings. The input swings from a low level of VSS to a high level of VDD while the output swings from a low level of VEE to the same high level of VDD. Thus, the input and output swings can be selected independently of each other over a 3-to-18 V range. VSS may be connected to VEE when no level-shift function is required.

For the CD4054B and CD4056B, data are






92CS-24485

3

COMMERCIAL CMOS HIGH VOLTAGE ICs

CD4054B Terminal Assignment



#### CD4055B Terminal Assignment

transferred from input to output by placing a high voltage level at the strobe input. A low voltage level at the strobe input latches the data input and the corresponding output segments remain selected (or non-selected) while the strobe is low.

Whenever the level-shifting function is required, the CD4055B can be used by itself to drive a liquid-crystal display (Fig.16 and Fig.20). The CD4056B, however, must be used together with a CD4054B to provide the common DF output (Fig.19). The capability of extending the voltage swing on the negative end (this voltage cannot be extended on the positive end) can be used to advantage in the setup of Fig.18. Fig.17 is common to all three types.

The CD4054B-, CD4055B-, and CD4056B-series types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). The CD4054B- and CD4056B-series types also are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix).



## CD4054B, CD4055B, CD4056B Types

Ø<sup>vee</sup>

CD4055

()<sup>VoD</sup>

DRIVERS

DISPLAY

VOD

Vss

92CS-20091R3

**9**0

@**•** 

-@•

-@d

(B)

-(15)

-(**1**99 DISPLAY-

7-SEG

VDD

٧ss 92CS-20092R2

(a)vss

SHIF

LEVEL

### 查询"CD4056B-MIL"供应商





Fig.1 - CD4054B functional diagram.

Fig.2 - CD4055B functional diagram.





#### TRUTH TABLE FOR CD4055B and CD4056B

#### DF IN ŚΤ OUT 0 0 1 0 1 0 1 1 0 1 1 1 1 1 1 0 X Х 0

CD4054B TRUTH TABLE

X = Don't Care.

\*Depends upon the input mode previously applied when ST = 1.

	NPU	r co	DE			DISPLAY CHARAC						
<b>2</b> <sup>3</sup>	22	21	20	а	ь	c	d	e	f	g		TER
0	0	0	0	1	1	1	1	1	1	0	I	
0	0	0	1	0	1	1	0	0	0	0	Ι	
0	0	1	0	1	1	0	1	1	0	1		'
0	0	1	1	1	1	1	1	0	0	1		
0	1	0	0	0	1	1	0	0	1	1		1-1
0	1	0	1	1	0	1	1	0	1	1	Ι	, <u> </u>
0	1	1	0	1	0	1	1	1	1	1		<u> </u> _,
0	1	1	1	1	1	1	0	0	0	0		
1	0	0	0	1	1	1	1	1	1	1	I	
1	0	0	1	1	1	1	1	0	1	1	I	<u>'</u> _;
1	0	1	0	0	0	0	1	1	1	0	Ι	· .
1	0	1	1	0	1	1	0	1 -	1	1		;—;
1	1	0	0	1	1	0	0	1	1	1		
1	1	0	1	1	1	1	0	1	1	1		
1	1	1	0	0	0	0	0	0	0	1		_
1	1	1	1	0	0	0	0	0	0	0	I	BLANK




Fig.4 - Typical propagation delay time vs. load capacitance for CD4054B.




Fig.5 — Typical propagation delay time vs. load capacitance for CD4055 and CD4056B.






Fig.6 - Typical transition time vs. load capacitance.



### CD4054B, CD4055B, CD4056B Types


### 查询"CD4056B-MIL"供应商

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )
Voltages referenced to V <sub>SS</sub> Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -55°C to +100°C 500mW
For T <sub>A</sub> = +100 <sup>o</sup> C to +125 <sup>o</sup> CDerate Linearity at 12mW/ <sup>o</sup> C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )
STORAGE TEMPERATURE RANGE (Tstg)
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max



STATIC ELECTRICAL CHARACTERISTICS

		СС	NDIT	IONS		LIMIT	S AT I	NDICA	TED TE		ATURE	S (°C)	
Characteristic	VEE	Vss	vo	VIN	VDD	4						- • - •	Unit
		(v)	(V)	(v)	(V)						+25°C		1
						-550	0 -40°	+850	+1250	Min.	Тур.	Max.	1
Quiescent Device	5	0			5	-	5	150	150	-	0.04	5	μA
Current, IDD	0	0			10		10	300	300		0.04	10	~~~
MAX.	0	0	L		15		20		600	-	0.04		1
	0	0			20	100		3000	3000	- 1	0.08	<u> </u>	1
Output Voltage:	[								±	†			
	0	0		0,5	5		C	0.05			0	0.05	ł
Low Level, VOL	0	0	L	0,10	10	0.05				- 0	0.05	1	
MAX.	0	0		0,15	15	0.05				0	0.05		
	0	0		0,5	5		4	.95		4.95	5	-	V
High Levet, VOH	0	0		0,10	10	9.95			9.95	10			
MIN.	0	0	1	0,15	15		14	4.95		14.95	15		ſ
Input Low			0.5,										
Voltage,	0	0	4.5		5		i	1.5		_	_	1.5	
VII MAX.	0	0	1,9		10			3			-	3	
	0		.5,13.		15			4			-	4	
Input High	-5	0	0.5,4.5	5	5		3	3.5		3.5			V
Voltage,	0	0	1,9		10			7		7			
VIH MIN.	0	0 1	.5,13.5		15			11		11		-	
Output Low													
(Sink)	-5	0	-4.5		5	0.98	0.92	0.67	0.55	0.8	1.6		
Current, IOL	0	0	0.5		10	0.98	0.92	0.67	0.55	0.8	1.6		
	0	0	1.5		15	3.6	3.4	2.4	2	2.9	.5.8		
Output High	-5	0	4.5		5	-0.6	0.55	0.35	0.3	0.45			mΑ
(Source)	0	0	9.5		10	0.6	0,55	- 0.35		-0.45	-0.9		
Current, IOH	0	Ó	13.5		15	-1.9	- 1.8	-1.2	-1.1	- 1.5	-3		
Input Current,	0	0	-	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μА







Fig. 11 - Quiescent-device-current test circuit.

Fig.8 – Typical n-channel output low (sink) current characteristics.



3

COMMERCIAL CMOS HIGH VOLTAGE ICs

₹

Fig.9 — Minimum n-channel output low (sink) current characteristics.




Fig. 10 – Typical p-channel output high (source) current characteristics.





Fig. 13 — Minimum p-channel output high (source) current characteristics.

Fig. 12 - Input-voltage test circuit.

查询"CD4056B-MIL"供应商

	CONDITIONS								
CHARACTERISTIC	VEE		VDD	CD4054		CKAGE T	YPES	UNITS	
	(V)	(V)	(V)	Тур.	Max.	Тур.	Max.		
Propagation Delay Time,	-5	0	5	400	800	650	1300		
⅊ℍ⅃℔	0	0	10	340	680	575	1150	ns	
(Any Input to Any Output)	0	0	15	250	500	375	750		
Transition Time, tTHL, tTLH	5	0	5	100	200	100	200		
	0	0	10	100	200	100	200	ns	
(Any Output)	0	0	15	75	150	75	150	]	
Minimum Data Setup	5	0	5	110	220	110	220		
Time, ts*	0	0	10	50	100	50	100	ns	
Time, tS			15	35	70	35	70		
Minimum Strobe Pulse	-5	0	5	110	220	110	220		
	0	0	10	50	100	50	100	ns	
Width, t <sub>W</sub> *	0	0	15	35	70	35	70		
Input Capacitance, CIN (Any Input)	_	_	_	5	7.5	5	7.5	pF	

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, R<sub>L</sub> = 200 k $\Omega$ 






Fig. 15 – Data setup time and strobe pulse duration.

\* CD4054 and CD4056 only.

**RECOMMENDED OPERATING CONDITIONS at T<sub>A</sub> = 25^{\circ}C (Unless otherwise specified)** For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	VEE	VSS	VDD	LIM	ITS	UNITS
CHARACTERISTIC	(V)	(V)	(V)	Min.	Max.	UNITS
Supply Voltage Range: {At TA = Full Package Temperature Range)				3	18	v
	-5	0	5	220		
Setup Time (t <sub>s</sub> )•	0	0	10	100	—	ns
	0	0	15	70	-	
	-5	- 0	5	220	-	
Strobe Pulse Width (tw)	0	0	10	100	-	ns
	0	0	15	70	-	

For CD4054 and CD4056 only.





Fig. 16 - Clock display:  $V_{DD} = 0 V$ ,  $V_{SS} = -5 V$ ,  $V_{EE} = -15 V$ ,  $DF_{IN} = 30 Hz$  square wave.






Fig. 17 - Display-driver circuit for one segment line and waveforms.

### *CD4054B, CD4055B, CD4056B Types* 查询"CD4056B-MIL"供应商

#### ANALOG INPUTS (±5 V) No.4 No 3 STROBE Q VDD + 5 V VDD CD4016F TG No.2 BCC No-3 BCD No.4 BCD Ł TG ÍШÌ ┟┼┟╿╽╺ tim ЩЩ TĢ DFIN CD4054 CD4056 CD4056 CD4056 CD4054 TG Ċ ሐ HYDNEN 'ss DFOUT VEE 'ss ANALOG OUTPUTS (15 V) 92CS-20096R2 Fig. 18 - Digital (0 to +5 V) to bidirectional analog control (+5 to -5 V) level shifter. VDD DFOUT DFIN 92CM-21859R Typical 3%-digit liquid-crystal display: VDD = +5 V, VSS = 0 V, VEE = -10 V, Fig. 19 DFIN = 30 Hz square wave. BCD IN FROM DTL, TTL, OR OMOS LOGIC CD4055 Ň 1/4 CD4030 00 Vss VEE OPTION No.1 οv ٨٨ -5 V - 15 V CD4055 CD 4056 OPTION ٥v - 10 V ۷ÓD 1/4 2<sup>3</sup> 2<sup>2</sup> VSS VEE 21 SEGMENT 1/2 1/4 CD4030 20 1/2 CD4012 DFIN = 30 Hz SQUARE WAVE, 92C5 - 2008 9 R2 DFOUT + DISPLAY - FREQUENCY OUT, 15 V AMPLITUDE Fig.20 - Single-digit liquid-crystal display. 9205-27058

Fig.21 - Conversion of "H" display to "F" display.


In addition to the letters L, H, P, and A (See the truth table), five other letters can be displayed through the use of simple logic circuits preceding and following the CD4055B or CD4056B devices. Fig.21 is an example of a circuit that converts an "H" display (code 1011) to an "F" display. One condition that must be met is that VEE=VSS. If VEE=VSS, the CD4054B must be used to level shift in the appropriate places.

In a similar manner the letters C, E, J, and U can be displayed. These circuits can also be used to drive LED displays provided the exclusive-OR gates have sufficient outputcurrent drive. 3

COMMERCIAL CMOS HIGH VOLTAGE ICS

a 11

The letters B, D, G, I, O, and S may be represented by the codes for numbers 8, 0, 6, 1, 0, and 5, respectively, when there is preknowledge that only letters are to be displayed.



Dimensions and pad layout for CD4054BH.

Dimensions in parentheses are in millimeters and are

derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

Dimensions and pad layout for CD4055BH

Dimensions and pad layout for CD4056BH





#### .....

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Pe
CD4054BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pk
CD4054BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pk
CD4054BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pk
CD4054BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4054BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4054BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4054BM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4054BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4054BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4054BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4054BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4054BMTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4054BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4054BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4054BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4055BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pk
CD4055BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pk

## PACKAG



www.ti.com

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Pea
CD4055BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4055BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4055BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4055BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4055BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4055BMTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4055BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4055BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4055BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4056BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg
CD4056BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg
CD4056BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg
CD4056BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4056BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4056BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4056BM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4056BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4056BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260

## PACKAG



www.ti.com

Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Pe
ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
	ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE	ACTIVESOICACTIVESOICACTIVESOICACTIVETSSOPACTIVETSSOPACTIVETSSOPACTIVETSSOPACTIVETSSOPACTIVETSSOP	JatusDrawingACTIVESOICDACTIVESOICDACTIVESOICDACTIVETSSOPPWACTIVETSSOPPWACTIVETSSOPPWACTIVETSSOPPWACTIVETSSOPPWACTIVETSSOPPWACTIVETSSOPPWACTIVETSSOPPW	DrawingACTIVESOICD16ACTIVESOICD16ACTIVESOICD16ACTIVETSSOPPW16ACTIVETSSOPPW16ACTIVETSSOPPW16ACTIVETSSOPPW16ACTIVETSSOPPW16ACTIVETSSOPPW16ACTIVETSSOPPW16	DrawingACTIVESOICD16250ACTIVESOICD16250ACTIVESOICD16250ACTIVETSSOPPW1690ACTIVETSSOPPW1690ACTIVETSSOPPW162000ACTIVETSSOPPW162000ACTIVETSSOPPW162000ACTIVETSSOPPW162000	DrawingACTIVESOICD16250Green (RoHS & no Sb/Br)ACTIVESOICD16250Green (RoHS & no Sb/Br)ACTIVESOICD16250Green (RoHS & no Sb/Br)ACTIVESOICD16250Green (RoHS & no Sb/Br)ACTIVETSSOPPW1690Green (RoHS & no Sb/Br)ACTIVETSSOPPW1690Green (RoHS & no Sb/Br)ACTIVETSSOPPW1690Green (RoHS & no Sb/Br)ACTIVETSSOPPW162000Green (RoHS & no Sb/Br)	Ball FinishACTIVESOICD16250Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)ACTIVESOICD16250Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)ACTIVESOICD16250Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)ACTIVETSSOPPW1690Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)ACTIVETSSOPPW1690Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)ACTIVETSSOPPW1690Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)ACTIVETSSOPPW162000Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)ACTIVETSSOPPW162000Green (RoHS & no Sb/Br)CU NIPDAU 

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www. information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard

in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



. . .

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate into continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical ar TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu

#### OTHER QUALIFIED VERSIONS OF CD4054B, CD4054B-MIL, CD4056B, CD4056B-MIL :

- Catalog: CD4054B, CD4056B
- Military: CD4054B-MIL, CD4056B-MIL


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

₩ Texas INSTRUMENTS 查询"CD4056B-MIL"供应商

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	Il dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CD4054BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	CD4056BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	CD4056BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



## PACKAGE MATERIALS INFORMATION

30-Jul-2010



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4054BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4056BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4056BPWR	TSSOP	PW	16	2000	346.0	346.0	29.0

J (R-GDIP-T\*\*)

14 LEADS SHOWN

PINS \*\* 20 14 16 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 0.960 .840 1.060 B MAX (19,94) (21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.300 0.310 C MAX (7,62) (7, 62)(7, 87)(7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6,22) (6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) Α 0.015 (0,38) 0.200 (5,08) MAX ¥ Seating Plane ↑ 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0"-15" 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## CERAMIC DUAL IN-LINE PACKAGE

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



## LAND PATTERN DATA

### 查询"CD4056B-MIL"供应商

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) -16x0,55 - 14x1,27 -14x1,27 16x1,95 4,80 4,80 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 Example 2,00 Solder Mask Opening (See Note E) -0,07 All Around 4211283-4/B 09/10

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**


#### <u> 查询"CD4056B-MII."供应商</u>

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PLASTIC SMALL-OUTLINE PACKAGE

#### PW (R-PDSO-G\*\*)

14 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



## LAND PATTERN DATA

### 查询"CD4056B-MIL"供应商



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### 查询"CD4056B-MIL"供应商

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated