



**MOTOROLA**

查询"10509M/B2AJC"供应商

# Dual 4-5 Input "OR/NOR" Gate

**ELECTRICALLY TESTED PER:  
MIL-M-38510/06006**

The 10509 is a dual 4-5 input **OR/NOR** gate.

- 25 mW Max/Gate (No Load)
- $t_{pd} = 2.0$  ns typ
- $t_r, t_f = 2.0$  ns typ (20% - 80%)

### PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION C)
VCC1	1	5	2	GND
AOUT	2	6	3	51 $\Omega$ to V <sub>TT</sub>
$\overline{AOUT}$	3	7	4	51 $\Omega$ to V <sub>TT</sub>
A <sub>1</sub> IN	4	8	5	51 $\Omega$ to V <sub>TT</sub>
A <sub>2</sub> IN	5	9	7	GND
A <sub>3</sub> IN	6	10	8	OPEN
A <sub>4</sub> IN	7	11	9	OPEN
VEE	8	12	10	VEE
B <sub>1</sub> IN	9	13	12	OPEN
B <sub>2</sub> IN	10	14	13	OPEN
B <sub>3</sub> IN	11	15	14	OPEN
B <sub>4</sub> IN	12	16	15	GND
B <sub>5</sub> IN	13	1	17	51 $\Omega$ to V <sub>TT</sub>
$\overline{BOUT}$	14	2	18	51 $\Omega$ to V <sub>TT</sub>
BOUT	15	3	19	51 $\Omega$ to V <sub>TT</sub>
VCC2	16	4	20	GND

### BURN - IN CONDITIONS:

V<sub>TT</sub> = -2.0 V MAX/ -2.2 V MIN  
 V<sub>EE</sub> = -5.7 V MAX/ -5.2 V MIN

## Military 10509




### AVAILABLE AS


- 1) JAN: JM 38510/06006
  - 2) SMD: N/A
  - 3) 883: 10509/BXAJC
- X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E  
 CERFLAT: F  
 LCC: 2


The letter "M" appears before the slash on LCC.



### LOGIC DIAGRAM



[查询"10509M/B2AJC"供应商](#)



**NOTES**

1.  $t_p = 40 \text{ ns} \pm 1.0 \text{ ns}$ .
2.  $Z_{OUT} \approx 50 \Omega$ .
3.  $t_r = 2.0 \text{ ns}$  (20% - 80%)  $\pm 0.2 \text{ ns}$ .
4.  $t_f = 2.0 \text{ ns}$  (20% - 80%)  $\pm 0.2 \text{ ns}$ .
5.  $P_{RR} = 1.0 \text{ MHz} \pm 0.05 \text{ MHz}$ .

**NOTES**

1. Perform test in accordance with test table; each output is tested separately.
2. All input and output cables to the scope are equal lengths of 50  $\Omega$  coaxial cable. Wire length should be  $\leq 0.250$  (6.35 mm) from TP<sub>IN</sub> to input pin and TP<sub>OUT</sub> to output pin.
3. Outputs not under test should be connected to a 100  $\Omega$  resistor to ground.




Figure 1. Switching Test Circuit and Waveforms

# 10509 QUIESCENT LIMIT TABLE \*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100  $\Omega$  resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)							
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	V <sub>ITL</sub>	V <sub>IH</sub>	V <sub>ITL</sub>	V <sub>VEE1</sub>
T <sub>A</sub> = 25 °C	-0.78	-1.85	+1.11	+0.31	-1.475	-1.105		-5.2
T <sub>A</sub> = 125 °C	-0.63	-1.82	+1.24	+0.36	-1.400	-1.000		-5.2
T <sub>A</sub> = -55 °C	-0.88	-1.92	+1.01	+0.28	-1.510	-1.255		-5.2

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW	P. U. T.				
		+25 °C		+125 °C		-55 °C								
Functional Parameters:		Subgroup 1		Subgroup 2		Subgroup 3		Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 0 V, Output Load = 100 $\Omega$ to -2.0 V						
		Min	Max	Min	Max	Min	Max	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>ITL</sub>	V <sub>IH</sub>	V <sub>CC</sub>	V <sub>VEE1</sub>	
V <sub>OH</sub>	High Output Voltage	-0.93	-0.78	-0.825	-0.63	-1.06	-0.88	4 - 7, 9 - 13	4 - 7, 9 - 13			1, 16	8	2, 3, 14, 15
V <sub>OL</sub>	Low Output Voltage	-1.86	-1.62	-1.82	-1.545	-1.92	-1.655	4 - 7, 9 - 13	4 - 7, 9 - 13			1, 16	8	2, 3, 14, 15
V <sub>OTH</sub>	High Output Voltage	-0.96		-0.845		-1.1				4 - 7, 9 - 13	4 - 7, 9 - 13	1, 16	8	2, 3, 14, 15
V <sub>OTL</sub>	Low Output Voltage		-1.6		-1.525		-1.635			4 - 7, 9 - 13	4 - 7, 9 - 13	1, 16	8	2, 3, 14, 15
I <sub>EE</sub>	Power Supply Current	-14		-16		-16						1, 16	8	8
I <sub>IH</sub>	Input Current High		265		450		450	4 - 7, 9 - 13				1, 16	8	4 - 7, 9 - 13
I <sub>IL</sub>	Input Current Low	0.5		0.3		0.5		4 - 7, 9 - 13				1, 16	8	4 - 7, 9 - 13

# 10509 QUIESCENT LIMIT TABLE \*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	V <sub>ITL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>CC</sub>	V <sub>VEEL</sub>	V <sub>VEEL</sub>
T <sub>A</sub> = 25 °C	-0.78	-1.85	+1.11	+0.31	-1.475	-1.105	-1.105	-2.0	-2.0	-3.2
T <sub>A</sub> = 125 °C	-0.63	-1.82	+1.24	+0.36	-1.400	-1.000	-1.000	-2.0	-2.0	-3.2
T <sub>A</sub> = -55 °C	-0.88	-1.92	+1.01	+0.28	-1.510	-1.255	-1.255	-2.0	-2.0	-3.2

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW					
		+ 25° C		+ 125° C		- 55° C			Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 2.0 V, Output Load = 100 Ω to GND					
		Subgroup 9	Subgroup 10	Subgroup 9	Subgroup 10	Subgroup 9	Subgroup 10		V <sub>IN</sub>	V <sub>OUT</sub>	V <sub>CC</sub>	V <sub>VEEL</sub>	P. U. T.	
t <sub>PLH</sub>	Rise Time	Min 1.1	Max 3.3	Min 1.0	Max 4.0	Min 1.0	Max 4.0	ns	6, 11	2, 3, 14	1, 16	8	2, 3, 14, 15	
t <sub>PHL</sub>	Fall Time	Min 1.1	Max 3.3	Min 1.0	Max 4.0	Min 1.0	Max 4.0	ns	6, 11	2, 3, 14	1, 16	8	2, 3, 14, 15	
t <sub>PLH</sub>	Propagation Delay Low to High	Min 1.0	Max 2.9	Min 1.0	Max 3.7	Min 1.0	Max 3.7	ns	6, 11	2, 3, 14	1, 16	8	2, 3, 14, 15	
t <sub>PHL</sub>	Propagation Delay High to Low	Min 1.0	Max 2.9	Min 1.0	Max 3.7	Min 1.0	Max 3.7	ns	6, 11	2, 3, 14	1, 16	8	2, 3, 14, 15	