

National Semiconductor

## DM74LS221 Dual Non-Retriggerable One-Shot with Clear and Complementary Outputs

## **General Description**

The DM74LS221 is a dual monostable multivibrator with Schmitt-trigger input. Each device has three inputs permitting the choice of either leading-edge or trailing-edge triggering. Pin (A) is an active-low trigger transition input and pin (B) is an active-high transition Schmitt-trigger input that allows jitter free triggering for inputs with transition rates as slow as 1 volt/second. This provides the input with excellent noise immunity. Additionally an internal latching circuit at the input stage also provides a high immunity to V<sub>CC</sub> noise. The clear (CLR) input can terminate the output pulse at a predetermined time independent of the timing components. This (CLR) input also serves as a trigger input when it is pulsed with a low level pulse transition (TLF). To obtain the best and trouble free operation from this device please read operating rules as well as the NSC one-shot application notes carefully and observe recommendations.

## Features

- A dual, highly stable one-shot
- Compensated for V<sub>CC</sub> and temperature variations

Pin-out identical to 'LS123 (Note 1)

- Output pulse width range from 30 ns to 70 seconds Hysteresis provided at (B) input for added noise
- immunity Direct reset terminates output pulse
- Triggerable from CLEAR input
- DTL, TTL compatible
- Input clamp diodes

Note 1: The pin-out is identical to 'LS123 but, functionally it is not; refer to Operating Rules #10 in this datasheet.

## Functional Description

The basic output pulse width is determined by selection of an external resistor ( $R_X$ ) and capacitor ( $C_X$ ). Once triggered, the basic pulse width is independent of further input transitions and is a function of the timing components, or it may be reduced or terminated by use of the active low CLEAR input. Stable output pulse width ranging from 30 ns to 70 seconds is readily obtainable.

## **Connection Diagram** Dual-In-Line Package Õ2 CLR 2 01 13 12 CLR 1 Ō1 **B1** ۵2 CFXT 2 Order Number DM74LS221M or DM74L See NS Package Number M16A or N

TL/F/6409

1995 National Semiconductor Corporation

	Function	Inputs		Outputs	
	CLEAR	A	в	Q	Q
	L	Х	х	L	н
9	X	н	х	L	Н
1	X	X	L	L	Н
7	н	L	1	л	J
	н	↓ ↓	н	л	J
L	* ↑	L	Н	л	U
8 GND =/6409-1	℃ = A Negativ *This mode of tri level while the CL input at logic high to high will trigge	ggering requires EAR input is m I level, the CLE	aintained at l AR input who	ogic low level.	Then with the
1		50 ns	→  →	50 ns →	F
				100	TL/F/6409

RRD-B30M105/Printed in U. S. A



February 1992

DM74LS221 Dual Non-Retriggerable One-Shot with Clear and Complementary Outputs

#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	/V
Input Voltage	7V
Operating Free Air Temperature Range	
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions** DM74LS221 Symbol Parameter Units Min Мах Nom V<sub>CC</sub> Supply Voltage 4.75 5 5.25 ٧ Positive-Going Input Threshold Voltage $V_{T+}$ 1 2 V at the A Input ( $V_{CC} = Min$ ) Negative-Going Input Threshold Voltage $V_{T-}$ 0.8 ۷ 1 at the A Input ( $V_{CC} = Min$ ) $v_{\mathsf{T}^+}$ Positive-Going Input Threshold Voltage 1 2 ۷ at the B Input ( $V_{CC} = Min$ ) $V_{\mathsf{T}}-$ Negative-Going Input Threshold Voltage 0.8 0.9 ۷ at the B Input (V<sub>CC</sub> = Min) High Level Output Current -0.4 IOH mΑ Low Level Output Current 8 mΑ loL Pulse Width Data 40 tw ns (Note 1) Clear 40 Clear Release Time (Note 1) 15 t<sub>REL</sub> ns dV Rate of Rise or Fall of ۷ 1 Schmitt Input (B) (Note 1) dt s dV Rate of Rise or Fall of ٧ 1 Logic Input (A) (Note 1) dt μs External Timing Resistor (Note 1) R<sub>EXT</sub> 1.4 100 kΩ CEXT External Timing Capacitance (Note 1) 0 1000 μF DC Duty Cycle 50 $R_T = 2 \, k \Omega$ % (Note 1) $R_T = R_{EXT}$ (Max) 60 $\mathsf{T}_\mathsf{A}$ Free Air Operating Temperature 0 70 °C Note 1: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$ . Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Тур Symbol Parameter Conditions Min Units Max (Note 1) $V_{\mathsf{I}}$ $V_{CC} = Min$ , $I_I = -18 \text{ mA}$ -1.5 v Input Clamp Voltage $V_{\text{OH}}$ High Level Output $V_{CC} = Min, I_{OH} = Max$ 2.7 3.4 ٧ Voltage $V_{IL} = Max, V_{IH} = Min$ Low Level Output $V_{CC} = Min, I_{OL} = Max$ VOL 0.35 0.5 $V_{IL} = Max, V_{IH} = Min$ Voltage v $V_{CC} = Min, I_{OL} = 4 mA$ 0.4 Input Current @ Max $V_{CC} = Max, V_I = 7V$ Ij – 0.1 mΑ Input Voltage

Symbol	Parameter	$\label{eq:Conditions} \hline V_{CC} = Max, V_I = 2.7V$		Parameter Conditions	Min	Typ (Note 1)	Мах	Units
I <sub>IH</sub>	High Level Input Current					20	μA	
Ι <sub>ΙL</sub>	Low Level Input Current	$V_{CC} = Max$ $V_{I} = 0.4V$	A1, A2			-0.4	mA	
			В			-0.8		
			Clear			-0.8		
l <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)		-20		-100	mA	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max	Quiescent		4.7	11	mA	
			Triggered		19	27		

٦

Note 1: All typicals are at V\_{CC} = 5V, T\_A = 25 ^{\circ}C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


# Switching Characteristics at $V_{CC}$ = 5V and $T_A$ = 25°C

Symbol	Parameter	From (Input) To (Output)	Conditions	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	A1, A2 to Q	$C_{EXT} = 80 \text{ pF}$ $R_{EXT} = 2 \text{ k}\Omega$ $C_{L} = 15 \text{ pF}$ $R_{L} = 2 \text{ k}\Omega$		70	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	B to Q			55	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	A1, A2 to Q			80	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	B to Q			65	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clear to Q			65	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Q			55	ns
t <sub>W(out)</sub>	Output Pulse Width Using Zero Timing Capacitance	A1, A2 to Q, Q	$\begin{array}{l} C_{EXT}=0\\ R_{EXT}=2k\Omega\\ R_{L}=2k\Omega\\ C_{L}=15pF \end{array}$	20	70	ns
t <sub>W(out)</sub>	Output Pulse Width Using External Timing Resistor	A1, A2 to Q, Q	$\begin{array}{l} C_{EXT} = 100 \mbox{ pF} \\ R_{EXT} = 10 \mbox{ k}\Omega \\ R_L = 2 \mbox{ k}\Omega \\ C_L = 15 \mbox{ pF} \end{array}$	600	750	ns
			$C_{EXT} = 1 \ \mu F$ $R_{EXT} = 10 \ k\Omega$ $R_L = 2 \ k\Omega$ $C_L = 15 \ pF$	6	7.5	ms
			$C_{EXT} = 80 \text{ pF}$ $R_{EXT} = 2 \text{ k}\Omega$ $R_L = 2 \text{ k}\Omega$ $C_L = 15 \text{ pF}$	70	150	ns

## **Operating Rules**

- 1. An external resistor (R<sub>X</sub>) and an external capacitor (C<sub>X</sub>) are required for proper operation. The value of C<sub>X</sub> may vary from 0 to approximately 1000  $\mu$ F. For small time constants high-grade mica, glass, polypropylene, polycarbonate, or polystyrene material capacitor may be used. For large time constants use tantalum or special aluminum capacitors. If timing capacitor has leakages approaching 100 nA or if stray capacitance from either terminal to ground is greater than 50 pF the timing equations may not represent the pulse width the device generates.
- When an electrolytic capacitor is used for C<sub>X</sub> a switching diode is often required for standard TTL one-shots to prevent high inverse leakage current. This switching diode is not needed for the 'LS221 one-shot and should not be used.

Furthermore, if a polarized timing capacitor is used on the 'LS221, the positive side of the capacitor should be connected to the " $C_{EXT}$ " pin (*Figure 1*).



5. For  $C_X \le$  1000 pF see Figure 3 for  $T_W$  vs  $C_X$  family curves with  $R_X$  as a parameter:






FIGURE 3

6. To obtain variable pulse widths by remote trimming, the following circuit is recommended:





7. Output pulse width versus  $V_{CC}$  and temperatures: *Figure 5* depicts the relationship between pulse width variation versus  $V_{CC}$ . *Figure 6* depicts pulse width variation versus temperatures.



#### **Operating Rules** (Continued)

- 8. Duty cycle is defined as  $T_W/T \times 100$  in percentage, if it goes above 50% the output pulse width will become shorter. If the duty cycle varies between low and high values, this causes output pulse width to vary, or jitter (a function of the  $R_{EXT}$  only). To reduce jitter ,  $R_{EXT}$  should be as large as possible, for example, with  $R_{EXT} = 100$ k jitter is not appreciable until the duty cycle approaches 90%.
- 9. Under any operating condition C<sub>X</sub> and R<sub>X</sub> must be kept as close to the one-shot device pins as possible to minimize stray capacitance, to reduce noise pick-up, and to reduce I-R and Ldi/dt voltage developed along their connecting paths. If the lead length from C<sub>X</sub> to pins (6) and (7) or pins (14) and (15) is greater than 3 cm, for example, the output pulse width might be quite different from values predicted from the appropriate equations. A non-inductive and low capacitive path is necessary to ensure complete discharge of C<sub>X</sub> in each cycle of its operation so that the output pulse width will be accurate.
- 10. Although the 'LS221's pin-out is identical to the 'LS123 it should be remembered that they are not functionally identical. The 'LS123 is a retriggerable device such that the output is dependent upon the input transitions when its output "O" is at the "High" state. Furthermore, it is recommended for the 'LS123 to externally ground the  $C_{EXT}$  pin for improved system performance. However, this pin on the 'LS221 is not an internal connection to the device ground. Hence, if substitution of an 'LS221 onto an 'LS123 design layout where the  $C_{EXT}$  pin is wired to the ground, the device will not function.
- 11. V<sub>CC</sub> and ground wiring should conform to good high-frequency standards and practices so that switching transients on the V<sub>CC</sub> and ground return leads do not cause interaction between one-shots. A 0.01  $\mu$ F to 0.10  $\mu$ F bypass capacitor (disk ceramic or monolithic type) from V<sub>CC</sub> to ground is necessary on each device. Furthermore, the bypass capacitor should be located as close to the V<sub>CC</sub>-pin as space permits.

For further detailed device characteristics and output performance, please refer to the NSC one-shot application note AN-372.

