

## 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver

Check for Samples: [SN74SSQEA32882](#)

### FEATURES

- JEDEC SSTE32882 Compliant
- 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support Stacked DDR3 RDIMMs
- CKE Powerdown Mode for Optimized System Power Consumption
- 1.5V/1.35V Phase Lock Loop Clock Driver for Buffering One Differential Clock Pair (CK and  $\overline{\text{CK}}$ ) and Distributing to Four Differential Outputs

- 1.5V/1.35V CMOS Inputs
- Checks Parity on Command and Address (CS-Gated) Data Inputs
- Configurable Driver Strength
- Uses Internal Feedback Loop

### APPLICATIONS

- DDR3 Registered DIMMs up to DDR3-1600
- DDR3L Registered DIMMs up to DDR3L-1333
- Single-, Dual- and Quad-Rank RDIMM

### DESCRIPTION

This JEDEC SSTE32882-compliant, 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity is designed for operation on DDR3 registered DIMMs with  $V_{DD}$  of 1.5 V and on DDR3L registered DIMMs with  $V_{DD}$  of 1.35 V.

All inputs are 1.5 V and 1.35 V CMOS compatible. All outputs are CMOS drivers optimized to drive DRAM signals on terminated traces in DDR3 RDIMM applications. The clock outputs  $Y_n$  and  $\overline{Y}_n$  and control net outputs  $D_x\text{CKEn}$ ,  $\overline{D_x\text{CSn}}$  and  $D_x\text{ODTn}$  can be driven with a different strength and skew to optimize signal integrity, compensate for different loading and equalize signal travel speed.

The SN74SSQEA32882 has two basic modes of operation associated with the Quad Chip Select Enable ( $\overline{\text{QCSSEN}}$ ) input. When the  $\overline{\text{QCSSEN}}$  input pin is open (or pulled high), the component has two chip select inputs,  $\overline{\text{DCS0}}$  and  $\overline{\text{DCS1}}$ , and two copies of each chip select output,  $\overline{\text{QACS0}}$ ,  $\overline{\text{QACS1}}$ ,  $\overline{\text{QBCS0}}$  and  $\overline{\text{QBCS1}}$ . This is the "QuadCS disabled" mode. When the  $\overline{\text{QCSSEN}}$  input pin is pulled low, the component has four chip select inputs  $\overline{\text{DCS}}[3:0]$ , and four chip select outputs,  $\overline{\text{QCS}}[3:0]$ . This is the "QuadCS enabled" mode. Through the remainder of this specification,  $\overline{\text{DCS}}[n:0]$  will indicate all of the chip select inputs, where  $n=1$  for QuadCS disabled, and  $n=3$  for QuadCS enabled.  $\overline{\text{QxCS}}[n:0]$  will indicate all of the chip select outputs.

The device also supports a mode where a single device can be mounted on the back side of a DIMM. If  $\overline{\text{MIRROR}}=\text{HIGH}$ , Input Bus Termination (IBT) has to stay enabled for all input signals in this case.

The SN74SSQEA32882 operates from a differential clock (CK and  $\overline{\text{CK}}$ ). Data are registered at the crossing of CK going HIGH, and  $\overline{\text{CK}}$  going LOW. This data could be either re-driven to the outputs or it could be used to access device internal control registers.

The input bus data integrity is protected by a parity function. All address and command input signals are added up and the last bit of the sum is compared to the parity signal delivered by the system at the input  $\overline{\text{PAR\_IN}}$  one clock cycle later. If they do not match the device pulls the open drain output  $\overline{\text{ERROUT}}$  LOW. The control signals ( $\overline{\text{DCKE0}}$ ,  $\overline{\text{DCKE1}}$ ,  $\overline{\text{DODT0}}$ ,  $\overline{\text{DODT1}}$ ,  $\overline{\text{DCS}}[n:0]$ ) are not part of this computation.

The SN74SSQEA32882 implements different power saving mechanisms to reduce thermal power dissipation and to support system power down states. By disabling unused outputs the power consumption is further reduced.

The package is optimized to support high density DIMMs. By aligning input and output positions towards DIMM finger signal ordering and SDRAM ballout the device de-scrambles the DIMM traces allowing low cross talk design with low interconnect latency.

Edge controlled outputs reduce ringing and improve signal eye opening at the SDRAM inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2009–2010, Texas Instruments Incorporated





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**Table 1. ORDERING INFORMATION**

T <sub>CASE(max)</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE <sup>(2)</sup> PART NUMBER	TOP-SIDE MARKING
See <a href="#">Table 4</a>	176ZAL	Tape and Reel	SN74SSQEA32882ZALR	EA32882B

- (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).
- (2) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

## APPLICATION INFORMATION

### Vendor Specific SPD Content

SPD EEPROM on DDR3 RDIMMs has 3 vendor specific bytes for vendor and revision ID. This information can be sued by the system BIOS. The following table showsthe correct values for SN74SSQEA32882.

**Table 2. Vendor specific SPD content for SN74SSQEA32882**

Byte	Value	Description
65	0x80	Vendor ID, part 1
66	0x97	Vendor ID, part 2
67	0x28	Revision ID

### Application Reports

For additional Information on SN74SSQEA32882 DDR3 Register please review the following application reports:

- [DDR3 Register CMR programming](#)
- [DDR3 RDIMM SPD settings](#)
- [Yn phase shift on SN74SSQEA32882](#)
- [DDR3 Register IBT Measurement](#)

## ABSOLUTE MAXIMUM RATINGS

**Table 3. Absolute Maximum Ratings Over Operating Free-Air Temperature Range<sup>(1)</sup>**

PARAMETER		VALUE	UNIT
V <sub>DD</sub>	Supply voltage	–0.4 to +1.975	V
V <sub>I</sub>	Receiver input voltage	See <sup>(2)</sup> and <sup>(3)</sup>	–0.4 to V <sub>DD</sub> + 0.5
V <sub>REF</sub>	Reference voltage		–0.4 to V <sub>DD</sub> + 0.5
V <sub>O</sub>	Driver output voltage	See <sup>(2)</sup> and <sup>(3)</sup>	–0.4 to V <sub>DD</sub> + 0.5
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub>	–50
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub>	±50
I <sub>O</sub>	Continuous output current	0 < V <sub>O</sub> < V <sub>DD</sub>	±50
I <sub>CCC</sub>	Continuous current through each V <sub>DD</sub> or GND pin		±100
T <sub>stg</sub>	Storage temperature		–65 to +150

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) This value is limited to 1.975 V maximum.

**Table 4. Case Temperature vs Speed Node**


PARAMETER		DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	UNIT
T <sub>case(max)</sub>	Maximum case temperature <sup>(1)</sup>	+109	+108	+106	+103	°C

- (1) The temperature values fit to JEDEC RAW cards A, B, and C. The user must keep T<sub>case</sub> below the specified values in order to keep the junction temperature below +125°C. Other combinations of features and termination resistors can require lower case temperature and extra cooling. These combinations depend on the specific application.

## PACKAGE INFORMATION

## Pinout Configuration

The package is a 8mm × 13.5mm 176-pin BGA with 0.65mm ball pitch in a 11 × 20 grid. The device pinout supports outputs on the outer two left and right columns to support easy DIMM signal routing. Corresponding inputs are placed in a way that two devices can be placed back to back for 4 Rank modules while the data inputs share the same vias. Each input and output is located close to an associated no ball position or on the outer two rows to allow low cost via technology combined with the small 0.65mm ball pitch.



### Figure 1. Pinout Configuration

**Top View for 176-ball TFBGA (front configuration)**
**Table 5. Ball Assignment; MIRROR=LOW, QCSEN=HIGH or Floating**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	QAA13	QAA8	$\overline{\text{QCSEN}}$	VSS	$\overline{\text{RESET}}$	MIRROR	$\overline{\text{ERROUT}}$	VSS	RSVD	QBA8	QBA13
<b>B</b>	QAA14	QAA7								QBA7	QBA14
<b>C</b>	QAA9	QAA6	VDD		VDD	VDD	VDD		VDD	QBA6	QBA9
<b>D</b>	QAA11	QAA5	VSS		VSS	VSS	VSS		VSS	QBA5	QBA11
<b>E</b>	QAA2	QAA4	VDD		VDD	VDD	VDD		VDD	QBA4	QBA2
<b>F</b>	QAA1	QAA3	VSS		VSS	VSS	VSS		VSS	QBA3	QBA1
<b>G</b>	QAA0	QABA1	VDD		VDD	VDD	VDD		VDD	QBBA1	QBA0
<b>H</b>	QAA12	QABA0	VSS		VSS	VSS	VSS		VSS	QBBA0	QBA12
<b>J</b>	QABA2	$\overline{\text{QACS1}}$	VDD		VDD	VDD	VDD		VDD	$\overline{\text{QBCS1}}$	QBBA2
<b>K</b>	QAA15	QACKE0	VSS		VSS	VSS	VSS		VSS	QBCKE0	QBA15
<b>L</b>	$\overline{\text{QAWE}}$	$\overline{\text{QACS0}}$	VDD		VDD	VDD	VDD		VDD	$\overline{\text{QBCS0}}$	$\overline{\text{QBWE}}$
<b>M</b>	QAA10	QACKE1	VSS		VSS	VSS	VSS		VSS	QBCKE1	QBA10
<b>N</b>	$\overline{\text{QACAS}}$	QAODT0	VDD		VDD	VDD	VDD		VDD	QBODT0	$\overline{\text{QBCAS}}$
<b>P</b>	$\overline{\text{QARAS}}$	QAODT1	DA3		VSS	VSS	VSS		DA4	QBODT1	$\overline{\text{QBRAS}}$
<b>R</b>	DCKE1	DA14	DA15		DA5	RSVD	DA2		DA1	DA10	DOT1
<b>T</b>	DCKE0	$\overline{\text{DCS0}}$								$\overline{\text{DCS1}}$	DOT0
<b>U</b>	DA12	DBA2		$\overline{\text{Y1}}$	PVSS	VDD	PVDD	$\overline{\text{Y0}}$		DA13	$\overline{\text{DCAS}}$
<b>V</b>	DA9	DA11		Y1	PVSS	VSS	PVDD	Y0		$\overline{\text{DRAS}}$	$\overline{\text{DWE}}$
<b>W</b>	DA8	DA6	$\overline{\text{FBIN}}$	$\overline{\text{Y3}}$	AVSS	$\overline{\text{CK}}$	RSVD	$\overline{\text{Y2}}$	$\overline{\text{FBOUT}}$	DA0	DBA0
<b>Y</b>	DA7	RSVD	FBIN	Y3	AVDD	CK	VREFCA	Y2	FBOUT	PAR_IN	DBA1

Pins A9, R6, W7 and Y2 are reserved for future functions must not be connected on system, the system must provide a solder pad for these pins. The device design tolerates floating on these pins. A3 may be left floating since it has an internal pull-up resistor.

Blank space indicate no ball is populated at that gridpoint – vias on the module may be located in these areas

## Top View for 176-ball TFBGA (back configuration)

MIRROR=HIGH and QCSEN=HIGH or floating specifies the pinout for SN74SSQEA32882 in back configuration. The device has symmetric pinout with inputs at the south side and outputs to east and west sides. This allows back to back mounting on both sides of the PCB if more than one device is needed.

**Table 6. Ball Assignment; MIRROR=HIGH, QCSEN=HIGH or Floating**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	QAA13	QAA8	$\overline{\text{QCSEN}}$	VSS	$\overline{\text{RESET}}$	MIRROR	$\overline{\text{ERROUT}}$	VSS	RSVD	QBA8	QBA13
<b>B</b>	QAA14	QAA7								QBA7	QBA14
<b>C</b>	QAA9	QAA6	VDD		VDD	VDD	VDD		VDD	QBA6	QBA9
<b>D</b>	QAA11	QAA5	VSS		VSS	VSS	VSS		VSS	QBA5	QBA11
<b>E</b>	QAA2	QAA4	VDD		VDD	VDD	VDD		VDD	QBA4	QBA2
<b>F</b>	QAA1	QAA3	VSS		VSS	VSS	VSS		VSS	QBA3	QBA1
<b>G</b>	QAA0	QABA1	VDD		VDD	VDD	VDD		VDD	QBBA1	QBA0
<b>H</b>	QAA12	QABA0	VSS		VSS	VSS	VSS		VSS	QBBA0	QBA12
<b>J</b>	QABA2	$\overline{\text{QACS1}}$	VDD		VDD	VDD	VDD		VDD	$\overline{\text{QBCS1}}$	QBBA2
<b>K</b>	QAA15	QACKE0	VSS		VSS	VSS	VSS		VSS	QBCKE0	QBA15
<b>L</b>	$\overline{\text{QAW}}$	$\overline{\text{QACS0}}$	VDD		VDD	VDD	VDD		VDD	$\overline{\text{QBCS0}}$	$\overline{\text{QBWE}}$
<b>M</b>	QAA10	QACKE1	VSS		VSS	VSS	VSS		VSS	QBCKE1	QBA10
<b>N</b>	$\overline{\text{QACAS}}$	QAODT0	VDD		VDD	VDD	VDD		VDD	QBODT0	$\overline{\text{QBCAS}}$
<b>P</b>	$\overline{\text{QARAS}}$	QAODT1	DA4		VSS	VSS	VSS		DA3	QBODT1	$\overline{\text{QBRAS}}$
<b>R</b>	DODT1	DA10	DA1		DA2	RSVD	DA5		DA15	DA14	DCKE1
<b>T</b>	DODT0	$\overline{\text{DCS1}}$								$\overline{\text{DCS0}}$	DCKE0
<b>U</b>	$\overline{\text{DCAS}}$	DA13		$\overline{\text{Y1}}$	PVSS	VDD	PVDD	$\overline{\text{Y0}}$		DBA2	DA12
<b>V</b>	$\overline{\text{DWE}}$	$\overline{\text{DRAS}}$		Y1	PVSS	VSS	PVDD	Y0		DA11	DA9
<b>W</b>	DBA0	DA0	$\overline{\text{FBIN}}$	$\overline{\text{Y3}}$	AVSS	$\overline{\text{CK}}$	RSVD	$\overline{\text{Y2}}$	$\overline{\text{FBOUT}}$	DA6	DA8
<b>Y</b>	DBA1	PAR_IN	FBIN	Y3	AVDD	CK	VREFCA	Y2	FBOUT	RSVD	DA7

Pins A9, R6, W7 and Y10 are reserved for future functions must not be connected on system, the system must provide a solder pad for these pins. The device design needs to tolerate floating on these pins. A3 may be left floating since it has an internal pull-up resistor.

Blank space indicate no ball is populated at that gridpoint – vias on the module may be located in these areas

**Top View for 176-ball TFBGA (front configuration) in Quad Rank Mode**
**Table 7. Ball Assignment; MIRROR=LOW, QCSEN=LOW**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	QAA13	QAA8	$\overline{\text{QCSEN}}$	VSS	$\overline{\text{RESET}}$	MIRROR	$\overline{\text{ERROUT}}$	VSS	RSVD	QBA8	QBA13
<b>B</b>	QAA14	QAA7								QBA7	QBA14
<b>C</b>	QAA9	QAA6	VDD		VDD	VDD	VDD		VDD	QBA6	QBA9
<b>D</b>	QAA11	QAA5	VSS		VSS	VSS	VSS		VSS	QBA5	QBA11
<b>E</b>	QAA2	QAA4	VDD		VDD	VDD	VDD		VDD	QBA4	QBA2
<b>F</b>	QAA1	QAA3	VSS		VSS	VSS	VSS		VSS	QBA3	QBA1
<b>G</b>	QAA0	QABA1	VDD		VDD	VDD	VDD		VDD	QBBA1	QBA0
<b>H</b>	QAA12	QABA0	VSS		VSS	VSS	VSS		VSS	QBBA0	QBA12
<b>J</b>	QABA2	$\overline{\text{QCS1}}$	VDD		VDD	VDD	VDD		VDD	$\overline{\text{QCS3}}$	QBBA2
<b>K</b>	QAA15	QACKE0	VSS		VSS	VSS	VSS		VSS	QBCKE0	QBA15
<b>L</b>	$\overline{\text{QAW}}$	$\overline{\text{QCS0}}$	VDD		VDD	VDD	VDD		VDD	$\overline{\text{QCS2}}$	$\overline{\text{QBWE}}$
<b>M</b>	QAA10	QACKE1	VSS		VSS	VSS	VSS		VSS	QBCKE1	QBA10
<b>N</b>	$\overline{\text{QACAS}}$	QAODT0	VDD		VDD	VDD	VDD		VDD	QBODT0	$\overline{\text{QBCAS}}$
<b>P</b>	$\overline{\text{QARAS}}$	QAODT1	DA3		VSS	VSS	VSS		DA4	QBODT1	$\overline{\text{QBRAS}}$
<b>R</b>	DCKE1	DA14	DA15		DA5	$\overline{\text{DCS3}}$	DA2		DA1	DA10	DOTD1
<b>T</b>	DCKE0	$\overline{\text{DCS0}}$								$\overline{\text{DCS1}}$	DOTD0
<b>U</b>	DA12	DBA2		$\overline{\text{Y1}}$	PVSS	VDD	PVDD	$\overline{\text{Y0}}$		DA13	$\overline{\text{DCAS}}$
<b>V</b>	DA9	DA11		Y1	PVSS	VSS	PVDD	Y0		$\overline{\text{DRAS}}$	$\overline{\text{DWE}}$
<b>W</b>	DA8	DA6	$\overline{\text{FBIN}}$	$\overline{\text{Y3}}$	AVSS	$\overline{\text{CK}}$	RSVD	$\overline{\text{Y2}}$	$\overline{\text{FBOUT}}$	DA0	DBA0
<b>Y</b>	DA7	$\overline{\text{DCS2}}$	FBIN	Y3	AVDD	CK	VREFCA	Y2	FBOUT	PAR_IN	DBA1

Pins A9 and W7 are reserved for future functions must not be connected on system, the system must provide a solder pad for these pins. The device design needs to tolerate floating on these pins. A3 must be tied LOW for this configuration.

Blank space indicate no ball is populated at that gridpoint – vias on the module may be located in these areas

**Top view for 176-ball TFBGA (back configuration) in Quad Rank Mode****Table 8. Ball Assignment; MIRROR=HIGH, QCSEN=LOW**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	QAA13	QAA8	$\overline{\text{QCSEN}}$	VSS	$\overline{\text{RESET}}$	MIRROR	$\overline{\text{ERROUT}}$	VSS	RSVD	QBA8	QBA13
<b>B</b>	QAA14	QAA7								QBA7	QBA14
<b>C</b>	QAA9	QAA6	VDD		VDD	VDD	VDD		VDD	QBA6	QBA9
<b>D</b>	QAA11	QAA5	VSS		VSS	VSS	VSS		VSS	QBA5	QBA11
<b>E</b>	QAA2	QAA4	VDD		VDD	VDD	VDD		VDD	QBA4	QBA2
<b>F</b>	QAA1	QAA3	VSS		VSS	VSS	VSS		VSS	QBA3	QBA1
<b>G</b>	QAA0	QABA1	VDD		VDD	VDD	VDD		VDD	QBBA1	QBA0
<b>H</b>	QAA12	QABA0	VSS		VSS	VSS	VSS		VSS	QBBA0	QBA12
<b>J</b>	QABA2	$\overline{\text{QCS1}}$	VDD		VDD	VDD	VDD		VDD	$\overline{\text{QCS3}}$	QBBA2
<b>K</b>	QAA15	QACKE0	VSS		VSS	VSS	VSS		VSS	QBCKE0	QBA15
<b>L</b>	$\overline{\text{QAWF}}$	QCS0#	VDD		VDD	VDD	VDD		VDD	$\overline{\text{QCS2}}$	$\overline{\text{QBWF}}$
<b>M</b>	QAA10	QACKE1	VSS		VSS	VSS	VSS		VSS	QBCKE1	QBA10
<b>N</b>	$\overline{\text{QACAS}}$	QAODT0	VDD		VDD	VDD	VDD		VDD	QBODT0	$\overline{\text{QBCAS}}$
<b>P</b>	$\overline{\text{QARAS}}$	QAODT1	DA4		VSS	VSS	VSS		DA3	QBODT1	$\overline{\text{QBRAS}}$
<b>R</b>	DODT1	DA10	DA1		DA2	$\overline{\text{DCS3}}$	DA5		DA15	DA14	DCKE1
<b>T</b>	DODT0	$\overline{\text{DCS1}}$								$\overline{\text{DCS0}}$	DCKE0
<b>U</b>	$\overline{\text{DCAS}}$	DA13		$\overline{\text{Y1}}$	PVSS	VDD	PVDD	$\overline{\text{Y0}}$		DBA2	DA12
<b>V</b>	$\overline{\text{DWE}}$	$\overline{\text{DRAS}}$		Y1	PVSS	VSS	PVDD	Y0		DA11	DA9
<b>W</b>	DBA0	DA0	$\overline{\text{FBIN}}$	$\overline{\text{Y3}}$	AVSS	$\overline{\text{CK}}$	RSVD	$\overline{\text{Y2}}$	$\overline{\text{FBOUT}}$	DA6	DA8
<b>Y</b>	DBA1	PAR_IN	FBIN	Y3	AVDD	CK	VREFCA	Y2	FBOUT	$\overline{\text{DCS2}}$	DA7

Pins A9 and W7 are reserved for future functions must not be connected on system, the system must provide a solder pad for these pins. The device design needs to tolerate floating on these pins. A3 must be tied LOW for this configuration.

Blank space indicate no ball is populated at that gridpoint – vias on the module may be located in these areas





www.ti.com

PACKAG

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Pe
SN74SSQEA32882ZALR	ACTIVE	BGA	ZAL	176	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-2600

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com> for more information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all RoHS compliant products except that lead may not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in high temperature applications.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die attach between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (as applicable to the semiconductor material) and free of Beryllium (Be) and Hexavalent Chromium (Cr6) based flame retardants (as applicable to the semiconductor material) and all other RoHS prohibited substances.


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI disclaims any warranty as to the accuracy of such information. TI reserves the right to modify or withdraw this information at any time without notice, and is not responsible for information contained herein if it does not match the information in the product specification. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. TI does not warrant or represent that any information contained herein is accurate, reliable, or free from errors.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer.

## ZAL (R-PBGA-N176)

## PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. This package is lead-free.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>	Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>	Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Energy	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>	Space, Avionics & Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>	Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>