
查询"59	62F98	35340	)1VE	C"供	应商			F	REVISIO	ONS										
LTR							IPTION			- "		ĺ	DA	TE (YF	I-MO-D	A)		APPRO	OVED	
										<del></del>										
	I											1				ŀ				
																				ı
																				ı
1																				
ŀ																				
																				ı
1																				
REV		Ι	[		T	1				T	T	1		I	Γ-	Γ				· · · · ·
SHEET	<u> </u>	<del> </del>	1	-	t	<del> </del>	<u> </u>													
REV	1	<del>                                     </del>	<del> </del>				-													
SHEET	15	16	1									<u> </u>								
REV STATUS		1	1	RE	,									1	T					
OF SHEETS				SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PARE	D BY	•	•			•		•	· · · · · · · · · · · · · · · · · · ·		<u> </u>				
					Charle	es F. Sa	affle, Jr.													
											D	EFEN	ISE S	UPPL	Y CE	NTER	COL	UMBI	US	
STA	NDA	RD		CHE	CKED	BY				1			COL	имв	us, o	HIO 4	43216	6		
MICRO					Charle	as F S:	affle, Jr.													
DR	AWIN	IG			Ondin		ine, oi.			<u> </u>										
				API	PROVE	D BY														
	THIS DRAWING IS AVAILABLE FOR USE BY ALL				Monic	a L. Po	elkina					CIRC						N		
DEPA	DEPARTMENTS											NED,					•			
	AND AGENCIES OF THE DRA			WING	APPR	OVAL [	DATE								MUL	TIPL	EXE	₹,		
						97-	12-19			MC	NOL	JTHI0	SIL	icor	1					
	400 til			<u></u>						1										
l An	MSC N/	4		REV	/ISION	LEVEL	-				IZE	E .	GE CO			:	5962	-9853	4	
											Α	<u>.l</u>	6726	0	1				-	
<u></u>										SHE	ET			1 OF	16					
DSCC FORM 2	2000				_															

<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

5962-E103-98

9004708 0033827 488

- 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>			
01	ACS138	Radiation hardened, SOS, advanced CMOS, 3-to-8 line decoder/demultiplexer			

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

**Device class** 

Device requirements documentation

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535,

appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	CDIP2-T16	16	Dual-in-line
X	CDFP4-F16	16	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98534
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 2

DSCC FORM 2234 **APR 97** 

9004708 0033828 314

1.4

Radiation features:

Supply voltage range (V <sub>CC</sub> )  DC input voltage range (V <sub>IN</sub> )  DC output voltage range (V <sub>OUT</sub> )  DC input current, any one input (I <sub>IN</sub> )  DC output current, any one output (I <sub>OUT</sub> )	-0.5 V dc to V <sub>CC</sub> + 0.5 V dc -0.5 V dc to V <sub>CC</sub> + 0.5 V dc ±10 mA ±50 mA
Storage temperature range (T <sub>STG</sub> )	
Lead temperature (soldering, 10 seconds)	+265°C
Thermal resistance, junction-to-case (θ <sub>JC</sub> ):  Case outline E	
Thermal resistance, junction-to-ambient (θ <sub>JA</sub> ):	
Case outline E	
Case outline X	
Junction temperature ( $T_J$ )	+1/5°C
Case outline E	0.69 W
Case outline X	
Oase Suille A	0.43 W
Recommended operating conditions. 2/3/	
Supply voltage range (Vcc)	+4.5 V dc to +5.5 V dc
Input voltage range (V <sub>IN</sub> )	+0.0 V dc to Vcc
Output voltage range (Vouт)	
Maximum low level input voltage (V <sub>IL</sub> )	
Minimum high level input voltage (V <sub>IH</sub> )	
Case operating temperature range (Tc)	
Maximum input rise and fall time at Vcc = 4.5 V (tr, tr)	10 ns/V

linear energy threshold (LET) no upsets (see 4.4.4.4) ...... > 100 MeV/(cm²/mg) 5/

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2/ Unless otherwise noted, all voltages are referenced to GND.

Single event phenomenon (SEP) effective

3/ The limits for the parameters specified herein shall apply over the full specified Vcc range and case temperature range of -55°C to +125°C unless otherwise noted.

If device power exceeds package dissipation capability, provide heat sinking or derate linearly (the derating is based on θ<sub>JA</sub>) at the following rate:

 Case outline E
 13.5 mW/°C

 Case outline X
 8.6 mW/°C

5/ Guaranteed by design or process but not tested.

COLUMBUS, OHIO 43216-5000

# STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS SIZE A 5962-98534 REVISION LEVEL SHEET

3

DSCC FORM 2234

**■** 9004708 0033829 250 **■** 

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

#### SPECIFICATION

#### **DEPARTMENT OF DEFENSE**

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### **STANDARDS**

#### **DEPARTMENT OF DEFENSE**

MIL-STD-883

- Test Method Standard Microcircuits.

MIL-STD-973

Configuration Management.

MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

#### **HANDBOOKS**

#### DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M,
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. A representative logic diagram shall be as specified on figure 3.
- 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.2.6 Irradiation test connections. The irradiation test connections shall be as specified in table III.
- 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98534
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 4

DSCC FORM 2234 APR 97

🕶 9004708 0033830 T72 🖦

查询"5962F9853401VEC"供应商 <u>Securical test requirements</u> The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 39 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43216-5000

SIZE A REVISION LEVEL

5962-98534

5

ISION LEVEL SHEET

DSCC FORM 2234 APR 97

Test	Symbol	-55°	Conditions <u>1</u> / C ≤ T <sub>C</sub> ≤+125°C otherwise specified	Device Type	VCC	Group A subgroups	Limi	its <u>2</u> /	Unit	
							Min	Мах		
High level output voltage	Vон	Voн For all inputs affer output under test Vin = 3.15 V or For all other input Vin = Vcc or GN loн = -50 µA		All	4.5 V	1, 2, 3	4.40		V	
			M, D, L, R, F 3/	Ali		1	4.40			
		Output Vin = 3. For all or	nputs affecting under test .85 V or 1.65 V ther inputs cc or GND ) µA	All	5.5 V	1, 2, 3	5.40			
			M, D, L, R, F <u>3</u> /	All		1	5.40			
Low level output VoL voltage		For all inputs affecting output under test  V <sub>IN</sub> = 3.15 V or 1.35 V  For all other inputs  V <sub>IN</sub> = V <sub>CC</sub> or GND  lo <sub>L</sub> = 50 µA		All	4.5 V	1, 2, 3		0.1	V	
			M, D, L, R, F <u>3</u> /	All		1		0.1		
		output V <sub>IN</sub> = 3. For all of	nputs affecting under test 85 V or 1.65 V ther inputs cc or GND μΑ	All	5.5 V	1, 2, 3		0.1		
			M, D, L, R, F <u>3</u> /	All		. 1	·	0.1		
Input current high	ин	V <sub>IN</sub> = 5.	t under test, 5 V ther inputs	All	5.5 V	1		+0.5	μА	
		V <sub>IN</sub> = V <sub>0</sub>	cc or GND			2, 3		+3.0		
		·	M, D, L, R, F 3/	Ali	<u> </u>	1		+3.0		
Input current low	l <sub>iL</sub>	Vin = Gi For all of	ther inputs	All	5.5 V	1		-0.5	μА	
		Vin = V	cc or GND			2, 3		-3.0		
			M, D, L, R, F 3/	All		1		-3.0		
See footnotes at end	of table.									
MICRO	STANDA		NG	SIZE				5962-9	98534	
	UPPLY CEN		L			EVISION LEVEL	<del></del>	.,		

DSCC FORM 2234 APR 97

**9004708 0033832 845** 

Test	Symbol	-55°C	Conditions 1/ -55°C ≤ Tc ≤+125°C nless otherwise specified		Vcc	Group A subgroups	Limit	s 2/	Unit
			•				Min	Max	
Output current high (Source)	Іон <u>4</u> /	For all inpuroutput und VIN = 4.5 \ For all othe	der test, V or 0.0 V r inputs	All	4.5 V	1	-12.0		mA
		V <sub>N</sub> = V <sub>∞</sub> ( V <sub>O</sub> UT = 4.1 )				2, 3	-8.0		
			M, D, L, R, F 3/	All		1	-8.0		
Output current low (Sink)	lo. For all inputs at output under to VN = 4.5 V or For all other inputs.		der test, V or 0.0 V r inputs	All	4.5 V	1	12.0		mA
		V <sub>N</sub> = V∞ ( Vour = 0.4 )				2, 3	8.0		
			M, D, L, R, F <u>3</u> /	Ali		1	8.0		
Quiescent supply	lœ	V <sub>N</sub> = V <sub>∞</sub> o	r GND	All	5.5 V	1		20.0	μА
current						2, 3		400.0	
			M, D, L, R, F 3/	All		1		400.0	
Input capacitance	Cn	VH = 5.0 V f = 1 MHz,	, V <sub>IL</sub> = 0.0 V see 4.4.1c	All	5.0 V	4		10.0	pF
Power dissipation	CPD				5.0 V	4		87	рF
capacitance	5/					5, 6		113	
Functional test	6/	V <sub>H</sub> = 3.15 See 4.4.1	V, V⊩= 1.35 V b	All	4.5 V	7, 8	L	н	
			M, D, L, R, F 3/	All		7	L	н	
Propagation delay time, A0, A1 or A2 to mYn	tенн, tенц <u>7</u> /	C <sub>L</sub> = 50 pF P <sub>L</sub> = 500Ω See figure		All	4.5 V	9, 10, 11	2.0	15.0	ns
			M, D, L, R, F 3/	Ali		9	2.0	15.0	
Propagation <u>d</u> elay <u>time,</u> E or E to mYn	tpure, tpruz	CL = 50 pF RL = 500Ω	l .	All	4.5 V	9, 10, 11	2.0	15.0	ns
	7/	See figure	4		4				
			M, D, L, R, F <u>3</u> /	All	ļ	9	2.0	15.0	
Output transition time	tп.н, tпн. <u>7</u> /	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω See figure		All	4.5 V	9, 10, 11	1.0	9.0	ns
			M, D, L, R, F <u>3</u> /	All		9	1.0	9.0	
See footnotes at end o	of table.								
MICR	STAND OCIRCUI		NG .	SIZE <b>A</b>				5962-	9853
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS					1				

DSCC FORM 2234 APR 97

■ 9004708 0033833 781 **■** 

## 查询"5962F9853401VEC"供应商 TABLE I. Electrical performance characteristics - Continued.

- 1/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I<sub>CC</sub> test, the output terminals shall be open. When performing the I<sub>CC</sub> test, the current meter shall be placed in the circuit such that all current flows through the meter.
- 2/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- ②/ Devices supplied to this drawing meet all levels M, D, L, R and F of irradiation. However, this device is only tested at the "F" level. Pre and post irradiation values are identical unless otherwise specified in table I. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = +25°C.
- 4/ Force/Measure functions may be interchanged.
- 5/ Power dissipation capacitance (C<sub>PD</sub>) determines both the power consumption (P<sub>D</sub>) and current consumption (I<sub>S</sub>). Where P<sub>D</sub> = (C<sub>PD</sub> + C<sub>L</sub>) (Vcc x Vcc)f + (Icc x Vcc) 
  Is = (C<sub>PD</sub> + C<sub>L</sub>) Vccf + Icc
  f is the frequency of the input signal.
- 6/ The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For Vout measurements, L ≤ 0.5 V and H ≥ 4.0 V.
- Z/ AC limits at Vcc = 5.5 V are equal to the limits at Vcc = 4.5 V. For propagation delay tests, all paths must be tested.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000
SIZE
A
5962-98534
REVISION LEVEL
SHEET
8

DSCC FORM 2234 APR 97

**--** 9004708 0033834 618 **--**

Device type		All	
Case outlines		E and X	
Terminal number	Terminal symbol	Terminal symbol	
1	A0	9	<del>7</del> 6
2	A1	10	<u>7</u> 5
3	A2	11	<del>7</del> 4
4	E1	12	<del>7</del> 3
5	E2	13	<del></del>
6	E3	14	<del>7</del> 1
7	<del>7</del> 7	15	<del>7</del> 0
8	GND	16	Vcc

FIGURE 1. Terminal connections.

		Inp	uts						Out	puts			
	Enable	)	ļ.	Addres	s	:							
E3	E2	Ē1	<b>A</b> 2	A1	A0	<u>70</u>	<u>71</u>	₹2	<u>∀3</u>	<del>¥</del> 4	Ÿ5	<u>Y6</u>	¥7
х	Х	Н	х	X	х	Н	н	н	Н	н	н	Н	Н
L	х	х	х	х	х	Н	Н	Н	Ή	Η.	н	Н	н
х	Н	х	х	Х	х	H	Н	Н	н	н	н	н	Η
н	L	L	الــ	L	L	اـ	Н	Н	Н	Н	н	н	н
н	L.	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	н	L	Τ	Н	L	Н	н	н	Н	Н
Н	L	L	L	Н	Н	Ι	Н	н	L	н	Н	н	н
н	L	L	Н	L	L	H	Н	Н	н	L	н	Н	н
Н	L	L	H	L	Н	Н	Н	Н	Н	н	L	н	н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	н	L	н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	н	L

H = High voltage level


L = Low voltage level

X = Don't care

FIGURE 2. Truth table.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98534
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 9

DSCC FORM 2234 APR 97



DSCC FORM 2234 APR 97

■ 9004708 0033836 490 ■



### NOTES:

- 1.  $C_L = 50$  pF minimum or equivalent (includes test jig and probe capacitance).
- 2.  $R_L = 500\Omega$  or equivalent.
- 3. Input signal from pulse generator: V<sub>IN</sub> = 0.0 V to V<sub>CC</sub>; PRR ≤ 10 MHz; t<sub>f</sub> ≤ 3.0 ns; t<sub>f</sub> ≤ 3.0 ns; t<sub>f</sub> and t<sub>f</sub> shall be measured from 10% V<sub>CC</sub> to 90% V<sub>CC</sub> and from 90% V<sub>CC</sub> to 10% V<sub>CC</sub>, respectively.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98534
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 11

DSCC FORM 2234 APR 97

**■ 9004708 0033837 327 ■** 

#### 查询"5962F9853401VEC"無以商 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_A = +125$ °C, minimum.
    - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - 4.2.2 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
    - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B or as modified in the device manufacturer's quality management (QM) plan.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity (ESDS) qualification inspection</u>. ESDS testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 or as specified in QM plan including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98534
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 12

DSCC FORM 2234 APR 97

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C<sub>IN</sub> and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. For C<sub>IN</sub> and C<sub>PD</sub>, tests shall be sufficient to validate the limits defined in table I herein.

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in accord	roups lance with 535, table III)
	Device	Device	Device
	class M	class Q	class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9
Final electrical parameters (see 4.2)	1, 2, 3, 7,	1, 2, 3, 7,	1, 2, 3, 7,
	8, 9, 10, 11	8, 9, 10, 11	8, 9, 10, 11
	<u>1</u> /	<u>1</u> /	<u>2</u> / <u>3</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6,	1, 2, 3, 4, 5, 6,	1, 2, 3, 4, 5, 6,
	7, 8, 9, 10, 11	7, 8, 9, 10, 11	7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9,	1, 2, 3, 7, 8, 9,	1, 2, 3, 7, 8, 9,
	10, 11	10, 11	10, 11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

<sup>1/</sup> PDA applies to subgroups 1 and 7.

TABLE IIB. Burn-in and operating life test, Delta parameters (+25°C).

Parameters <u>1</u> /	Delta limits
lee	±4 μA
ю/юн	±15%

<sup>1/</sup> These parameters shall be recorded before and after the required burn-in and life test to determine delta limits.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98534
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 13

DSCC FORM 2234 APR 97

■ 9004708 0033839 lTT ■

<sup>2/</sup> PDA applies to subgroups 1, 7, 9 and  $\Delta$ 's.

<sup>3/</sup> Delta limits as specified in table IIB herein shall be required where specified, and the delta values shall be completed with reference to the zero hour electrical parameters (see table I).

TABLE III. Irradiation test connections.

Open	Ground	V <sub>CC</sub> = 5 V ± 0.5 V
7, 9, 10, 11, 12, 13, 14, 15	8	1, 2, 3, 4, 5, 6, 16

NOTE: Each pin except V<sub>CC</sub> and GND will have a resistor of 47 k $\Omega$  ± 5% for irradiation testing.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, test method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging testing</u>. Accelerated aging testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limits at 25°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (see 1.4 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98534
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 14

DSCC FORM 2234 APR 97

■ 9004708 0033840 911 ■

查询"5962F9853401VEC"供应商 4.4.3 Dose rate upset testing. Dose rate upset testing shall be performed in accordance with test method 1021 of MIL-STD-883 and herein (see 1.4 herein).

- a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may
  affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
- b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (see 1.4 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
  - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. 0° ≤ angle ≤ 60°). No shadowing of the ion beam due to fixturing or package related effects is allowed.
  - b. The fluence shall be  $\ge 100$  errors or  $\ge 10^6$  ions/cm<sup>2</sup>.
  - c. The flux shall be between 10<sup>2</sup> and 10<sup>5</sup> lons/cm<sup>2</sup>/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
  - d. The particle range shall be ≥ 20 micron in silicon.
  - e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
  - f. Bias conditions shall be defined by the manufacturer for the latchup measurements.
  - g. Test four devices with zero failures.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98534
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 15

DSCC FORM 2234 APR 97

9004708 0033841 858

5.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

- 6.6 Sources of supply.
- 6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
- 6.7 Additional information. When applicable, a copy of the following additional data shall be maintained and available from the device manufacturer:
  - a. RHA upset levels.
  - b. Test conditions (SEP).
  - c. Number of upsets (SEP).
  - d. Number of transients (SEP).
  - e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98534
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 16

DSCC FORM 2234

**APR 97** 

9004708 0033842 794

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 97-12-19

Approved sources of supply for SMD 5962-98534 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962F9853401VEC	34371	ACS138DMSR-02
5962F9853401VXC	34371	ACS138KMSR-02

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

34371

Harris Semiconductor P.O. Box 883 Melboume, FL 32902-0883

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

**9004708 0033843 620**