# 8 Mbit (1024K x 8/512K x 16) nvSRAM

Features

- 20 ns, 25 ns, and 45 ns Access Times

- Internally Organized as 1024K x 8 (CY14B108L) or 512K x 16 (CY14B108N)

- Hands off Automatic STORE on Power Down with only a Small Capacitor

- STORE to QuantumTrap Nonvolatile Elements Initiated by Software, Device Pin, or AutoStore on Power Down

- RECALL to SRAM Initiated by Software or Power Up

- Infinite Read, Write, and RECALL Cycles

- 200,000 STORE Cycles to QuantumTrap

- 20 year Data Retention

- Single 3V +20%, -10% Operation

- Commercial and Industrial Temperatures

- 48-Ball FBGA and 44/54-Pin TSOP-II Packages

- Pb-free and RoHS Compliant

Functional Description

The Cypress CY14B108L/CY14B108N is a fast static RAM, with a nonvolatile element in each memory cell. The memory is organized as 1024 Kbytes of 8 bits each or 512K words of 16 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.

Logic Block Diagram[1, 2, 3]

Notes
1. Address A_0 - A_{19} for x8 configuration and Address A_0 - A_{18} for x16 configuration.
2. Data DQ_0 - DQ_7 for x8 configuration and Data DQ_0 - DQ_{15} for x16 configuration.
3. BHE and BLE are applicable for x16 configuration only.

[+] Feedback

Pinouts

Figure 1. Pin Diagram - 48 FBGA

48-FBGA
(x8)
Top View
(not to scale)

	1	2	3	4	5	6	
A	NC	$\overline{OE}$	A_0	A_1	A_2	NC	A
B	NC	NC	A_3	A_4	$\overline{CE}$	NC	B
C	DQ_0	NC	A_5	A_6	NC	DQ_4	C
D	V_{SS}	DQ_1	A_{17}	A_7	DQ_5	V_{CC}	D
E	V_{CC}	DQ_2	V_{CAP}	A_{16}	DQ_6	V_{SS}	E
F	DQ_3	NC	A_{14}	A_{15}	NC	DQ_7	F
G	$NC^{[4]}$	$\overline{HSB}$	A_{12}	A_{13}	$\overline{WE}$	NC	G
H	A_{18}	A_8	A_9	A_{10}	A_{11}	A_{19}	H

48-FBGA
(x16)
Top View
(not to scale)

	1	2	3	4	5	6	
A	$\overline{BLE}$	$\overline{OE}$	A_0	A_1	A_2	NC	A
B	DQ_8	$\overline{BHE}$	A_3	A_4	$\overline{CE}$	DQ_0	B
C	DQ_9	DQ_{10}	A_5	A_6	DQ_1	DQ_2	C
D	V_{SS}	DQ_{11}	A_{17}	A_7	DQ_3	V_{CC}	D
E	V_{CC}	DQ_{12}	V_{CAP}	A_{16}	DQ_4	V_{SS}	E
F	DQ_{14}	DQ_{13}	A_{14}	A_{15}	DQ_5	DQ_6	F
G	DQ_{15}	$\overline{HSB}$	A_{12}	A_{13}	$\overline{WE}$	DQ_7	G
H	A_{18}	A_8	A_9	A_{10}	A_{11}	$NC^{[4]}$	H

Figure 2. Pin Diagram - 44/54-Pin TSOP II

44-TSOP II
(x8)
Top View (not to scale)

Pin	Signal		Pin	Signal
1	NC		44	$\overline{HSB}$
2	$NC^{[4]}$		43	NC
3	A_0		42	A_{19}
4	A_1		41	A_{18}
5	A_2		40	A_{17}
6	A_3		39	A_{16}
7	A_4		38	A_{15}
8	$\overline{CE}$		37	$\overline{OE}$
9	DQ_0		36	DQ_7
10	DQ_1		35	DQ_6
11	V_{CC}		34	V_{SS}
12	V_{SS}		33	V_{CC}
13	DQ_2		32	DQ_5
14	DQ_3		31	DQ_4
15	$\overline{WE}$		30	V_{CAP}
16	A_5		29	A_{14}
17	A_6		28	A_{13}
18	A_7		27	A_{12}
19	A_8		26	A_{11}
20	A_9		25	A_{10}
21	NC		24	NC
22	NC		23	NC

54-TSOP II
(x16)
Top View (not to scale)

Pin	Signal		Pin	Signal
1	$NC^{[4]}$		54	$\overline{HSB}$
2	NC		53	A_{18}
3	A_0		52	A_{17}
4	A_1		51	A_{16}
5	A_2		50	A_{15}
6	A_3		49	$\overline{OE}$
7	A_4		48	$\overline{BHE}$
8	$\overline{CE}$		47	$\overline{BLE}$
9	DQ_0		46	DQ_{15}
10	DQ_1		45	DQ_{14}
11	DQ_2		44	DQ_{13}
12	DQ_3		43	DQ_{12}
13	V_{CC}		42	V_{SS}
14	V_{SS}		41	V_{CC}
15	DQ_4		40	DQ_{11}
16	DQ_5		39	DQ_{10}
17	DQ_6		38	DQ_9
18	DQ_7		37	DQ_8
19	$\overline{WE}$		36	V_{CAP}
20	A_5		35	A_{14}
21	A_6		34	A_{13}
22	A_7		33	A_{12}
23	A_8		32	A_{11}
24	A_9		31	A_{10}
25	NC		30	NC
26	NC		29	NC
27	NC		28	NC

Notes
4. Address expansion for 16 Mbit. NC pin not connected to die.

Table 1. Pin Definitions

Pin Name	I/O Type	Description
$A_0 – A_{19}$	Input	**Address Inputs Used to Select one of the 1,048,576 bytes of the nvSRAM for x8 Configuration**.
$A_0 – A_{18}$		**Address Inputs Used to Select one of the 524,288 words of the nvSRAM for x16 Configuration**.
$DQ_0 – DQ_7$	Input/Output	**Bidirectional Data I/O Lines for x8 Configuration**. Used as input or output lines depending on operation.
$DQ_0 – DQ_{15}$		**Bidirectional Data I/O Lines for x16 Configuration**. Used as input or output lines depending on operation.
$\overline{WE}$	Input	**Write Enable Input, Active LOW**. When selected LOW, data on the I/O pins is written to the specific address location.
$\overline{CE}$	Input	**Chip Enable Input, Active LOW**. When LOW, selects the chip. When HIGH, deselects the chip.
$\overline{OE}$	Input	**Output Enable, Active LOW**. The active LOW $\overline{OE}$ input enables the data output buffers during read cycles. I/O pins are tristated on deasserting $\overline{OE}$ HIGH.
$\overline{BHE}$	Input	**Byte High Enable, Active LOW**. Controls DQ_{15} - DQ_8.
$\overline{BLE}$	Input	**Byte Low Enable, Active LOW**. Controls DQ_7 - DQ_0.
V_{SS}	Ground	**Ground for the Device**. Must be connected to the ground of the system.
V_{CC}	Power Supply	**Power Supply Inputs to the Device**.
$\overline{HSB}$	Input/Output	**Hardware STORE Busy (HSB)**. When LOW this output indicates that a Hardware STORE is in progress. When pulled LOW external to the chip it initiates a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin HIGH if not connected (connection optional). After each STORE operation HSB is driven HIGH for short time with standard output high current.
V_{CAP}	Power Supply	**AutoStore Capacitor**. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No Connect	**No Connect**. This pin is not connected to the die.

Device Operation

The CY14B108L/CY14B108N nvSRAM is made up of two functional components paired in the same physical cell. They are a SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14B108L/CY14B108N supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 200K STORE operations. See the "Truth Table For SRAM Operations" on page 16 for a complete description of read and write modes.

SRAM Read

The CY14B108L/CY14B108N performs a read cycle when $\overline{CE}$ and $\overline{OE}$ are LOW and $\overline{WE}$ and $\overline{HSB}$ are HIGH. The address specified on pins A_{0-19} or A_{0-18} determines which of the 1,048,576 data bytes or 524,288 words of 16 bits each are accessed. Byte enables ($\overline{BHE}$, $\overline{BLE}$) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of t_{AA} (read cycle 1). If the read is initiated by $\overline{CE}$ or $\overline{OE}$, the outputs are valid at t_{ACE} or at t_{DOE}, whichever is later (read cycle 2). The data output repeatedly responds to address changes within the t_{AA} access time without the need for transitions on any control input pins. This remains valid until another address change or until $\overline{CE}$ or $\overline{OE}$ is brought HIGH, or $\overline{WE}$ or $\overline{HSB}$ is brought LOW.

SRAM Write

A write cycle is performed when $\overline{CE}$ and $\overline{WE}$ are LOW and $\overline{HSB}$ is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until $\overline{CE}$ or $\overline{WE}$ goes HIGH at the end of the cycle. The data on the common I/O pins DQ_{0-15} are written into the memory if the data is valid t_{SD} before the end of a $\overline{WE}$ controlled write or before the end of an $\overline{CE}$ controlled write. The Byte Enable inputs ($\overline{BHE}$, $\overline{BLE}$) determine which bytes are written, in the case of 16-bit words. Keep $\overline{OE}$ HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If $\overline{OE}$ is left LOW, internal circuitry turns off the output buffers t_{HZWE} after $\overline{WE}$ goes LOW.

AutoStore Operation

The CY14B108L/CY14B108N stores data to the nvSRAM using one of the following three storage operations: Hardware STORE activated by $\overline{HSB}$; Software STORE activated by an address sequence; AutoStore on device power down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B108L/CY14B108N.

During a normal operation, the device draws current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V_{CC} pin drops below V_{SWITCH}, the part automatically disconnects the V_{CAP} pin from V_{CC}. A STORE operation is initiated with power provided by the V_{CAP} capacitor.

Note If the capacitor is not connected to V_{CAP} pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 7. In case AutoStore is enabled without a

capacitor on V_{CAP} pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This may corrupt the data stored in nvSRAM.

Figure 3 shows the proper connection of the storage capacitor (V_{CAP}) for automatic STORE operation. Refer to DC Electrical Characteristics on page 8 for the size of V_{CAP}. The voltage on the V_{CAP} pin is driven to V_{CC} by a regulator on the chip. A pull up should be placed on $\overline{WE}$ to hold it inactive during power up. This pull up is effective only if the $\overline{WE}$ signal is tristate during power up. Many MPUs tristate their controls on power up. This should be verified when using the pull up. When the nvSRAM comes out of power-on-recall, the MPU must be active or the $\overline{WE}$ held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile STOREs, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place. The $\overline{HSB}$ signal is monitored by the system to detect if an AutoStore cycle is in progress.

Figure 3. AutoStore Mode

Hardware STORE Operation

The CY14B108L/CY14B108N provides the $\overline{HSB}$ pin to control and acknowledge the STORE operations. Use the $\overline{HSB}$ pin to request a Hardware STORE cycle. When the $\overline{HSB}$ pin is driven LOW, the CY14B108L/CY14B108N conditionally initiates a STORE operation after t_{DELAY}. An actual STORE cycle only begins if a write to the SRAM has taken place since the last STORE or RECALL cycle. The $\overline{HSB}$ pin also acts as an open drain driver that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

SRAM write operations that are in progress when $\overline{HSB}$ is driven LOW by any means are given time (t_{DELAY}) to complete before the STORE operation is initiated. However, any SRAM write cycles requested after $\overline{HSB}$ goes LOW are inhibited until $\overline{HSB}$ returns HIGH. In case the write latch is not set, $\overline{HSB}$ is not driven LOW by the CY14B108L/CY14B108N. But any SRAM read and write cycles are inhibited until $\overline{HSB}$ is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14B108L/CY14B108N continues to drive the $\overline{HSB}$ pin LOW, releasing it only when the STORE is complete. After the STORE operation is completed, the CY14B108L/CY14B108N

remains disabled until the $\overline{HSB}$ pin returns HIGH. Leave the $\overline{HSB}$ unconnected if it is not used.

Hardware RECALL (Power Up)

During power up or after any low power condition ($V_{CC} < V_{SWITCH}$), an internal RECALL request is latched. When V_{CC} again exceeds the sense voltage of V_{SWITCH}, a RECALL cycle is automatically initiated and takes $t_{HRECALL}$ to complete. During this time, HSB is driven LOW by the HSB driver.

Software STORE

Transfer data from the SRAM to the nonvolatile memory with a software address sequence. The CY14B108L/CY14B108N Software STORE cycle is initiated by executing sequential $\overline{CE}$ controlled read cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed.

1. Read Address 0x4E38 Valid READ
2. Read Address 0xB1C7 Valid READ
3. Read Address 0x83E0 Valid READ
4. Read Address 0x7C1F Valid READ
5. Read Address 0x703F Valid READ
6. Read Address 0x8FC0 Initiate STORE Cycle

The software sequence may be clocked with $\overline{CE}$ controlled reads or $\overline{OE}$ controlled reads, with $\overline{WE}$ kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t_{STORE} cycle time is fulfilled, the SRAM is activated again for the read and write operation.

Software RECALL

Transfer the data from the nonvolatile memory to the SRAM with a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of $\overline{CE}$ controlled read operations must be performed.

1. Read Address 0x4E38 Valid READ
2. Read Address 0xB1C7 Valid READ
3. Read Address 0x83E0 Valid READ
4. Read Address 0x7C1F Valid READ
5. Read Address 0x703F Valid READ
6. Read Address 0x4C63 Initiate RECALL Cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.

Table 2. Mode Selection

$\overline{CE}$	$\overline{WE}$	$\overline{OE}, \overline{BHE}, \overline{BLE}$[3]	A_{15} - A_0[5]	Mode	I/O	Power
H	X	X	X	Not Selected	Output High Z	Standby
L	H	L	X	Read SRAM	Output Data	Active
L	L	X	X	Write SRAM	Input Data	Active
L	H	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data Output Data Output Data Output Data Output Data Output Data	Active[6]
L	H	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data Output Data Output Data Output Data Output Data Output Data	Active[6]
L	H	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output Data Output Data Output Data Output Data Output Data Output High Z	Active I_{CC2}[6]
L	H	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data Output Data Output Data Output Data Output Data Output High Z	Active[6]

Notes
5. While there are 20 address lines on the CY14B108L (19 address lines on the CY14B108N), only the 13 address lines (A_{14} - A_2) are used to control software modes. Rest of the address lines are don't care.
6. The six consecutive address locations must be in the order listed. $\overline{WE}$ must be HIGH during all six cycles to enable a nonvolatile cycle.

[+] Feedback

Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE controlled read operations must be performed:

1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x8B45 AutoStore Disable

The AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of CE controlled read operations must be performed:

1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) must be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.

Data Protection

The CY14B108L/CY14B108N protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when $V_{CC} < V_{SWITCH}$. If the CY14B108L/CY14B108N is in a write mode (both CE and WE are LOW) at power up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after t_{LZHSB} (HSB to output active). This protects against inadvertent writes during power up or brown out conditions.

Noise Considerations

Refer to CY application note AN1064.

Best Practices

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in this nvSRAM product are delivered from Cypress with 0x00 written in all cells. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on should always program a unique NV pattern (that is, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.

- Power up boot firmware routines should rewrite the nvSRAM into the desired state (for example, autostore enabled). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently such as program bugs and incoming inspection routines.

- The V_{CAP} value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the maximum V_{CAP} value because the nvSRAM internal algorithm calculates V_{CAP} charge and discharge time based on this max V_{CAP} value. Customers that want to use a larger V_{CAP} value to make sure there is extra store charge and store time should discuss their V_{CAP} size selection with Cypress to understand any impact on the V_{CAP} voltage level at the end of a t_{RECALL} period.

"CY14B108N-ZSP45XIT"

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ....–65°C to +150°C

Maximum Accumulated Storage Time

At 150°C Ambient Temperature..........................1000h

At 85°C Ambient Temperature.................... ..20 Years

Ambient Temperature with
Power Applied ....–55°C to +150°C

Supply Voltage on V_{CC} Relative to GND..........–0.5V to 4.1V

Voltage Applied to Outputs
in High Z State...................................... –0.5V to V_{CC} + 0.5V

Input Voltage ....–0.5V to Vcc + 0.5V

Transient Voltage (<20 ns) on
Any Pin to Ground Potential.................. –2.0V to V_{CC} + 2.0V

Package Power Dissipation
Capability (T_A = 25°C) 1.0W

Surface Mount Pb Soldering
Temperature (3 Seconds)...+260°C

DC Output Current (1 output at a time, 1s duration) ....15 mA

Static Discharge Voltage .... > 2001V
(per MIL-STD-883, Method 3015)

Latch Up Current.. > 200 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to +70°C	2.7V to 3.6V
Industrial	–40°C to +85°C	

DC Electrical Characteristics

Over the Operating Range (V_{CC} = 2.7V to 3.6V)

Parameter	Description	Test Conditions		Min	Typ[7]	Max	Unit
V_{CC}	Power Supply			2.7	3.0	3.6	V
I_{CC1}	Average V_{CC} Current	t_{RC} = 20 ns t_{RC} = 25 ns t_{RC} = 45 ns Values obtained without output loads (I_{OUT} = 0 mA)	Commercial			70 70 55	mA mA mA
			Industrial			75 75 57	mA mA mA
I_{CC2}	Average V_{CC} Current during STORE	All Inputs Don't Care, V_{CC} = Max Average current for duration t_{STORE}				20	mA
I_{CC3}	Average V_{CC} Current at t_{RC}= 200 ns, V_{CC} (Typ), 25°C	All I/P cycling at CMOS levels. Values obtained without output loads (I_{OUT} = 0 mA).			40		mA
I_{CC4}	Average V_{CAP} Current during AutoStore Cycle	All Inputs Don't Care. Average current for duration t_{STORE}				10	mA
I_{SB}	V_{CC} Standby Current	CE $\geq$ (V_{CC} – 0.2V). $V_{IN} \leq$ 0.2V or $\geq$ (V_{CC} – 0.2V). Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.				10	mA
I_{IX}[8]	Input Leakage Current (except $\overline{HSB}$)	V_{CC} = Max, $V_{SS} \leq V_{IN} \leq V_{CC}$		–2		+2	µA
	Input Leakage Current (for $\overline{HSB}$)	V_{CC} = Max, $V_{SS} \leq V_{IN} \leq V_{CC}$		–200		+2	µA
I_{OZ}	Off-State Output Leakage Current	V_{CC} = Max, $V_{SS} \leq V_{OUT} \leq V_{CC}$, $\overline{CE}$ or $\overline{OE} \geq V_{IH}$ or BHE/BLE $\geq V_{IH}$ or $\overline{WE} \leq V_{IL}$		–2		+2	µA
V_{IH}	Input HIGH Voltage			2.0		V_{CC} + 0.5	V
V_{IL}	Input LOW Voltage			V_{ss} – 0.5		0.8	V
V_{OH}	Output HIGH Voltage	I_{OUT} = –2 mA		2.4			V
V_{OL}	Output LOW Voltage	I_{OUT} = 4 mA				0.4	V
V_{CAP}	Storage Capacitor	Between V_{CAP} pin and V_{SS}, 5V Rated		122	150	360	µF

Notes
7. Typical values are at 25°C, V_{CC}= V_{CC} (Typ). Not 100% tested.
8. The $\overline{HSB}$ pin has I_{OUT} = -2 uA for V_{OH} of 2.4V when both active HIGH and LOW drivers are disabled. When they are enabled standard V_{OH} and V_{OL} are valid. This parameter is characterized but not tested.

[+] Feedback

Data Retention and Endurance

Parameter	Description	Min	Unit
DATA$_R$	Data Retention	20	Years
NV$_C$	Nonvolatile STORE Operations	200	K

Capacitance

In the following table, the capacitance parameters are listed.[9]

Parameter	Description	Test Conditions	Max	Unit
C$_{IN}$	Input Capacitance	T$_A$ = 25°C, f = 1 MHz, V$_{CC}$ = V$_{CC}$ (Typ)	14	pF
C$_{OUT}$	Output Capacitance		14	pF

Thermal Resistance

In the following table, the thermal resistance parameters are listed. [9]

Parameter	Description	Test Conditions	48-FBGA	44-TSOP II	54-TSOP II	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	28.82	31.11	30.73	°C/W
Θ_{JC}	Thermal Resistance (Junction to Case)		7.84	5.56	6.08	°C/W

Figure 4. AC Test Loads

AC Test Conditions

Input Pulse Levels ....0V to 3V

Input Rise and Fall Times (10% - 90%) .... ≤3 ns

Input and Output Timing Reference Levels 1.5V

Note
9. These parameters are guaranteed by design but not tested.

[+] Feedback

"CY14B108N-ZSP45XIT"

AC Switching Characteristics

Parameters		Description	20 ns		25 ns		45 ns		Unit
Cypress Parameters	Alt Parameters		Min	Max	Min	Max	Min	Max	
SRAM Read Cycle									
t_{ACE}	t_{ACS}	Chip Enable Access Time		20		25		45	ns
t_{RC}[10]	t_{RC}	Read Cycle Time	20		25		45		ns
t_{AA}[11]	t_{AA}	Address Access Time		20		25		45	ns
t_{DOE}	t_{OE}	Output Enable to Data Valid		10		12		20	ns
t_{OHA}[11]	t_{OH}	Output Hold After Address Change	3		3		3		ns
t_{LZCE}[9, 12]	t_{LZ}	Chip Enable to Output Active	3		3		3		ns
t_{HZCE}[9, 12]	t_{HZ}	Chip Disable to Output Inactive		8		10		15	ns
t_{LZOE}[9, 12]	t_{OLZ}	Output Enable to Output Active	0		0		0		ns
t_{HZOE}[9, 12]	t_{OHZ}	Output Disable to Output Inactive		8		10		15	ns
t_{PU}[9]	t_{PA}	Chip Enable to Power Active	0		0		0		ns
t_{PD}[9]	t_{PS}	Chip Disable to Power Standby		20		25		45	ns
t_{DBE}	-	Byte Enable to Data Valid		10		12		20	ns
t_{LZBE}[9]	-	Byte Enable to Output Active	0		0		0		ns
t_{HZBE}[9]	-	Byte Disable to Output Inactive		8		10		15	ns
SRAM Write Cycle									
t_{WC}	t_{WC}	Write Cycle Time	20		25		45		ns
t_{PWE}	t_{WP}	Write Pulse Width	15		20		30		ns
t_{SCE}	t_{CW}	Chip Enable To End of Write	15		20		30		ns
t_{SD}	t_{DW}	Data Setup to End of Write	8		10		15		ns
t_{HD}	t_{DH}	Data Hold After End of Write	0		0		0		ns
t_{AW}	t_{AW}	Address Setup to End of Write	15		20		30		ns
t_{SA}	t_{AS}	Address Setup to Start of Write	0		0		0		ns
t_{HA}	t_{WR}	Address Hold After End of Write	0		0		0		ns
t_{HZWE}[9, 12,13]	t_{WZ}	Write Enable to Output Disable		8		10		15	ns
t_{LZWE}[9, 12]	t_{OW}	Output Active after End of Write	3		3		3		ns
t_{BW}	-	Byte Enable to End of Write	15		20		30		ns

Switching Waveforms

Figure 5. SRAM Read Cycle #1: Address Controlled[10, 11, 14]

Notes
10. $\overline{WE}$ must be HIGH during SRAM read cycles.
11. Device is continuously selected with $\overline{CE}$, $\overline{OE}$ and $\overline{BHE}$ / $\overline{BLE}$ LOW.
12. Measured ±200 mV from steady state output voltage.
13. If $\overline{WE}$ is LOW when $\overline{CE}$ goes LOW, the outputs remain in the high impedance state.
14. HSB must remain HIGH during READ and WRITE cycles.

[+] Feedback

Figure 6. SRAM Read Cycle #2: $\overline{CE}$ and $\overline{OE}$ Controlled[3, 10, 14]

Figure 7. SRAM Write Cycle #1: $\overline{WE}$ Controlled[3, 13, 14, 15]

Note
15. $\overline{CE}$ or $\overline{WE}$ must be $\geq V_{IH}$ during address transitions.

[+] Feedback

**Figure 8. SRAM Write Cycle #2: $\overline{CE}$ Controlled**[3, 13, 14, 15]

**Figure 9. SRAM Write Cycle #3: $\overline{BHE}$ and $\overline{BLE}$ Controlled**[3, 13, 14, 15]

[+] Feedback

AutoStore/Power Up RECALL

Parameters	Description	20 ns		25 ns		45 ns		Unit
		Min	Max	Min	Max	Min	Max	
$t_{HRECALL}$ [16]	Power Up RECALL Duration		20		20		20	ms
t_{STORE} [17]	STORE Cycle Duration		8		8		8	ms
t_{DELAY} [18]	Time Allowed to Complete SRAM Write Cycle		20		25		25	ns
V_{SWITCH}	Low Voltage Trigger Level		2.65		2.65		2.65	V
$t_{VCCRISE}$ [9]	VCC Rise Time	150		150		150		µs
V_{HDIS} [9]	$\overline{HSB}$ Output Disable Voltage		1.9		1.9		1.9	V
t_{LZHSB} [9]	$\overline{HSB}$ To Output Active Time		5		5		5	µs
t_{HHHD} [9]	$\overline{HSB}$ High Active Time		500		500		500	ns

Switching Waveforms

Figure 10. AutoStore or Power Up RECALL[19]

Notes
16. $t_{HRECALL}$ starts from the time V_{CC} rises above V_{SWITCH}.
17. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware Store takes place.
18. On a Hardware Store and AutoStore initiation, SRAM write operation continues to be enabled for time t_{DELAY}.
19. Read and Write cycles are ignored during STORE, RECALL, and while V_{CC} is below V_{SWITCH}.
20. $\overline{HSB}$ pin is driven HIGH to V_{CC} only by internal 100kOhm resistor, $\overline{HSB}$ driver is disabled.

Software Controlled STORE/RECALL Cycle

In the following table, the software controlled STORE and RECALL cycle parameters are listed.[21, 22]

Parameters	Description	20 ns		25 ns		45 ns		Unit
		Min	Max	Min	Max	Min	Max	
t_{RC}	STORE/RECALL Initiation Cycle Time	20		25		45		ns
t_{SA}	Address Setup Time	0		0		0		ns
t_{CW}	Clock Pulse Width	15		20		30		ns
t_{HA}	Address Hold Time	0		0		0		ns
t_{RECALL}	RECALL Duration		200		200		200	μs

Switching Waveforms

Figure 11. $\overline{CE}$ and $\overline{OE}$ Controlled Software STORE/RECALL Cycle[22]

Figure 12. Autostore Enable/Disable Cycle

Notes
21. The software sequence is clocked with $\overline{CE}$ controlled or $\overline{OE}$ controlled reads.
22. The six consecutive addresses must be read in the order listed in Table 2 on page 6. $\overline{WE}$ must be HIGH during all six consecutive cycles.
23. DQ output data at the sixth read may be invalid since the output is disabled at t_{DELAY} time.

[+] Feedback

Hardware STORE Cycle

Parameters	Description	20 ns		25 ns		45 ns		Unit
		Min	Max	Min	Max	Min	Max	
t_{DHSB}	$\overline{HSB}$ To Output Active Time when write latch not set		20		25		25	ns
t_{PHSB}	Hardware STORE Pulse Width	15		15		15		ns
t_{SS} [24, 25]	Soft Sequence Processing Time		100		100		100	μs

Switching Waveforms

Figure 13. Hardware STORE Cycle[17]

Write latch set

Write latch not set

$\overline{HSB}$ pin is driven high to V_{CC} only by Internal 100kOhm resistor,
$\overline{HSB}$ driver is disabled
SRAM is disabled as long as $\overline{HSB}$ (IN) is driven low.

Figure 14. Soft Sequence Processing[24, 25]

Notes
24. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command.
25. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.

Truth Table For SRAM Operations

$\overline{HSB}$ should remain HIGH for SRAM Operations.

For x8 Configuration

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Inputs/Outputs[2]	Mode	Power
H	X	X	High Z	Deselect/Power down	Standby
L	H	L	Data Out (DQ_0–DQ_7);	Read	Active
L	H	H	High Z	Output Disabled	Active
L	L	X	Data in (DQ_0–DQ_7);	Write	Active

For x16 Configuration

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$\overline{BHE}$[3]	$\overline{BLE}$[3]	Inputs/Outputs[2]	Mode	Power
H	X	X	X	X	High Z	Deselect/Power down	Standby
L	X	X	H	H	High Z	Output Disabled	Active
L	H	L	L	L	Data Out (DQ_0–DQ_{15})	Read	Active
L	H	L	H	L	Data Out (DQ_0–DQ_7); DQ_8–DQ_{15} in High Z	Read	Active
L	H	L	L	H	Data Out (DQ_8–DQ_{15}); DQ_0–DQ_7 in High Z	Read	Active
L	H	H	L	L	High Z	Output Disabled	Active
L	H	H	H	L	High Z	Output Disabled	Active
L	H	H	L	H	High Z	Output Disabled	Active
L	L	X	L	L	Data In (DQ_0–DQ_{15})	Write	Active
L	L	X	H	L	Data In (DQ_0–DQ_7); DQ_8–DQ_{15} in High Z	Write	Active
L	L	X	L	H	Data In (DQ_8–DQ_{15}); DQ_0–DQ_7 in High Z	Write	Active

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
20	CY14B108L-ZS20XCT	51-85087	44-pin TSOP II	Commercial
	CY14B108L-ZS20XC	51-85087	44-pin TSOP II	
	CY14B108L-ZS20XIT	51-85087	44-pin TSOP II	Industrial
	CY14B108L-ZS20XI	51-85087	44-pin TSOP II	
	CY14B108L-BA20XCT	51-85128	48-ball FBGA	Commercial
	CY14B108L-BA20XC	51-85128	48-ball FBGA	
	CY14B108L-BA20XIT	51-85128	48-ball FBGA	Industrial
	CY14B108L-BA20XI	51-85128	48-ball FBGA	
	CY14B108N-BA20XCT	51-85128	48-ball FBGA	Commercial
	CY14B108N-BA20XC	51-85128	48-ball FBGA	
	CY14B108N-BA20XIT	51-85128	48-ball FBGA	Industrial
	CY14B108N-BA20XI	51-85128	48-ball FBGA	
	CY14B108N-ZSP20XCT	51-85160	54-pin TSOP II	Commercial
	CY14B108N-ZSP20XC	51-85160	54-pin TSOP II	
	CY14B108N-ZSP20XIT	51-85160	54-pin TSOP II	Industrial
	CY14B108N-ZSP20XI	51-85160	54-pin TSOP II	
25	CY14B108L-ZS25XCT	51-85087	44-pin TSOP II	Commercial
	CY14B108L-ZS25XC	51-85087	44-pin TSOP II	
	CY14B108L-ZS25XIT	51-85087	44-pin TSOP II	Industrial
	CY14B108L-ZS25XI	51-85087	44-pin TSOP II	
	CY14B108L-BA25XCT	51-85128	48-ball FBGA	Commercial
	CY14B108L-BA25XC	51-85128	48-ball FBGA	
	CY14B108L-BA25XIT	51-85128	48-ball FBGA	Industrial
	CY14B108L-BA25XI	51-85128	48-ball FBGA	
	CY14B108N-BA25XCT	51-85128	48-ball FBGA	Commercial
	CY14B108N-BA25XC	51-85128	48-ball FBGA	
	CY14B108N-BA25XIT	51-85128	48-ball FBGA	Industrial
	CY14B108N-BA25XI	51-85128	48-ball FBGA	
	CY14B108N-ZSP25XCT	51-85160	54-pin TSOP II	Commercial
	CY14B108N-ZSP25XC	51-85160	54-pin TSOP II	
	CY14B108N-ZSP25XIT	51-85160	54-pin TSOP II	Industrial
	CY14B108N-ZSP25XI	51-85160	54-pin TSOP II	

[+] Feedback

Ordering Information (continued)

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY14B108L-ZS45XCT	51-85087	44-pin TSOP II	Commercial
	CY14B108L-ZS45XC	51-85087	44-pin TSOP II	
	CY14B108L-ZS45XIT	51-85087	44-pin TSOP II	Industrial
	CY14B108L-ZS45XI	51-85087	44-pin TSOP II	
	CY14B108L-BA45XCT	51-85128	48-ball FBGA	Commercial
	CY14B108L-BA45XC	51-85128	48-ball FBGA	
	CY14B108L-BA45XIT	51-85128	48-ball FBGA	Industrial
	CY14B108L-BA45XI	51-85128	48-ball FBGA	
	CY14B108N-BA45XCT	51-85128	48-ball FBGA	Commercial
	CY14B108N-BA45XC	51-85128	48-ball FBGA	
	CY14B108N-BA45XIT	51-85128	48-ball FBGA	Industrial
	CY14B108N-BA45XI	51-85128	48-ball FBGA	
	CY14B108N-ZSP45XCT	51-85160	54-pin TSOP II	Commercial
	CY14B108N-ZSP45XC	51-85160	54-pin TSOP II	
	CY14B108N-ZSP45XIT	51-85160	54-pin TSOP II	Industrial
	CY14B108N-ZSP45XI	51-85160	54-pin TSOP II	

All the above parts are Pb-free.

[+] Feedback

Part Numbering Nomenclature

CY 14 B 108L-ZS P 20 X C T

Option:
T - Tape & Reel
Blank - Std.

Temperature:
C - Commercial (0 to 70°C)
I - Industrial (−40 to 85°C)

Pb-Free

Speed:
20 - 20 ns
25 - 25 ns
45 - 45 ns

P - 54 Pin
Blank - 44 Pin/48 Ball

Package:
BA - 48 FBGA
ZS - TSOP II

Data Bus:
L - x8
N - x16

Density:
108 - 8 Mb

Voltage:
B - 3.0V

NVSRAM
14 - Auto Store + Software STORE + Hardware STORE

Cypress

[+] Feedback

Package Diagrams

Figure 15. 44-Pin TSOP II (51-85087)

DIMENSION IN MM (INCH)
MAX
MIN.

TOP VIEW

BOTTOM VIEW

51-85087-*A

Package Diagrams (continued)

Figure 16. 48-Ball FBGA - 6 mm x 10 mm x 1.2 mm (51-85128)

51-85128-*D

Package Diagrams (continued)

Figure 17. 54-Pin TSOP II (51-85160)

DETAIL "A"

51-85160-**

Document History Page

Document Title: CY14B108L, CY14B108N 8 Mbit (1024K x 8/512K x 16) nvSRAM **Document Number: 001-45523**				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	2428826	GVCH	See ECN	New Data Sheet
*A	2520023	GVCH/PYRS	06/23/08	Updated I_{CC1} for tRC=20ns, 25ns and 45ns access speed for both industrial and Commercial temperature Grade Updated Thermal resistance values for 48-FBGA,44-TSOP II and 54-TSOP II packages Changed t_{CW} value from 16ns to 15ns
*B	2676670	GVCH/PYRS	03/20/2009	Added maximum accumulated storage time for 150°C and 85°C Temperature Added best practices Changed I_{CC2} from 12mA to 20mA Changed I_{CC3} from 38mA to 40mA Changed I_{CC4} from 12mA to 10mA Changed I_{SB} from 6mA to 10mA Changed V_{CAP} from 164uF to 360uF Changed Input Rise and Fall Times from 5ns to 3ns Updated I_{CC1}, I_{CC3}, I_{SB} and I_{OZ} Test conditions Changed t_{DELAY} to 20ns, 25ns, 25ns for 15ns, 20ns, 45ns part respectively Changed t_{STORE} from 15ms to 8ms Added V_{HDIS}, t_{HHHD} and t_{LZHSB} parameters Software controlled STORE/RECALL cycle table: Changed t_{AS} to t_{SA} Changed t_{GHAX} to t_{HA} Added t_{DHSB} parameter Changed t_{HLHX} to t_{PHSB} Updated t_{SS} from 70us to 100us Added Truth table for SRAM operations Updated ordering information
*C	2712462	GVCH/PYRS	05/29/2009	Moved data sheet status from Preliminary to Final Updated AutoStore operation Updated I_{SB} test condition Updated footnote 7 Referenced footnote 9 to V_{CCRISE}, t_{HHHD} and t_{LZHSB} parameters Updated V_{HDIS} parameter description
*D	2746310	GVCH	07/29/2009	Page 4: Updated Hardware STORE (HSB) operation description page 5: Updated Software STORE description Updated t_{DELAY} parameter description Updated footnote 18 and added footnote 23 Referenced footnote 23 to Figure 11 and Figure 12

[+] Feedback

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

PSoC	psoc.cypress.com
Clocks & Buffers	clocks.cypress.com
Wireless	wireless.cypress.com
Memories	memory.cypress.com
Image Sensors	image.cypress.com

[+] Feedback