

HT66F20/HT66F30/HT66F40/HT66F50/HT66F60 HT66FU30/HT66FU40/HT66FU50/HT66FU60 Enhanced A/D Flash Type MCU 8-Bit MCU with EEPROM

Technical Document

- Application Note
 - HA0075E MCU Reset and Oscillator Circuits Application Note

Features

CPU Features

- Operating Voltage:
 f_{SYS}= 8MHz: 2.2V~5.5V
 f_{SYS}= 12MHz: 2.7V~5.5V
 f_{SYS}= 20MHz: 4.5V~5.5V
- Up to $0.2\mu s$ instruction cycle with 20MHz system clock at V_{DD} =5V
- Power down and wake-up functions to reduce power consumption
- Five oscillators:
 External Crystal -- HXT
 External 32.768kHz Crystal -- LXT
 External RC -- ERC
 Internal RC -- HIRC
 Internal 32kHz RC -- LIRC
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- Fully integrated internal 4MHz, 8MHz and 12MHz oscillator requires no external components
- All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- Up to 12-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 1K×14 ~ 12K×16
- RAM Data Memory: 64×8 ~ 576×8
- EEPROM Memory: 32×8~256×8
- Watchdog Timer function
- Up to 50 bidirectional I/O lines
- Software controlled 4-SCOM lines LCD driver with 1/2 bias
- · Multiple pin-shared external interrupts
- Multiple Timer Module for time measure, input capture, compare match output, PWM output or single pulse output function
- Serial Interfaces Module -- SIM for SPI or I²C
- · Dual Comparator functions
- Dual Time-Base functions for generation of fixed time interrupt signals
- Multi-channel 12-bit resolution A/D converter
- · Low voltage reset function
- Low voltage detect function
- Optional peripheral -- UART module for fully duplex asynchronous communication
- Wide range of available package types

General Description

The HT66FXX series of devices are Flash Memory A/D type 8-bit high performance RISC architecture microcontrollers. Offering users the convenience of Flash Memory multi-programming features, these devices also include a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 12-bit A/D converter and dual comparator functions. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Communication with the outside world is catered for by including fully integrated SPI or I²C interface functions, two popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of HXT, LXT, ERC, HIRC and LIRC oscillator functions are provided including a fully integrated system oscillator which requires no external components for its implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

The UART module is contained in the HT66FUx0 series of devices. It can support the applications such as data communication networks between microcontrollers, low-cost data links between PCs and peripheral devices, portable and battery operated device communication, etc.

The inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that the devices will find excellent use in applications such as electronic metering, environmental monitoring, handheld instruments, household appliances, electronically controlled tools, motor driving in addition to many others.

Rev. 1.10 1 February 1, 2010





Selection Table


Most features are common to all devices, the main feature distinguishing them are Memory capacity, I/O count, TM features, stack capacity and package types. The following table summarises the main features of each device.

Part No.	VDD	Program Memory	Data Memory	Data EEPROM	I/O	Ext. Int.	A/D	Timer Module	Interface (SPI/I ² C)	UART	Stack	Package
HT66F20*	2.2V~ 5.5V	1K×14	64×8	32×8	18	2	12-bit×8	10-bit CTM×1, 10-bit STM×1	V	1	4	16DIP/SOP/SSOP 20DIP/SOP/SSOP
HT66F30	2.2V~ 5.5V	2K×14	96×8	64×8	22	2	12-bit×8	10-bit CTM×1, 10-bit ETM×1	√	_	4	16DIP/NSOP/SSOP 20DIP/SOP/SSOP 24SKDIP/SOP/SSOP
HT66FU30	5.5V				14					√		24SKDIP/SOP
HT66F40	2.2V~	4K×15	192×8	128×8	42	2	12-bit×8	10-bit CTM×1, 10-bit ETM×1,	V	_	8	24/28SKDIP/SOP/SSOP 44QFP, 32/40/48QFN 48SSOP
HT66FU40	5.5V				34			16-bit STM×1		√		40/48QFN, 44QFP, 48SSOP
HT66F50	2.2V~ 5.5V	8K×16	384×8	256×8	42	2	12-bit×8	10-bit CTM×2, 10-bit ETM×1,	V	_	8	28SKDIP/SOP/SSOP 44QFP, 40/48QFN 48SSOP
HT66FU50	J.JV				34			16-bit STM×1		√		44QFP, 48QFN
HT66F60	2.2V~	12K×16	576×8	256×8	50	4	12-bit×12	10-bit CTMx2, 10-bit ETMx1,	V	_	12	44/52QFP, 40/48QFN 48SSOP
HT66FU60	5.5V				42			16-bit STMx1	,	√		44/52QFP, 40/48QFN

Note: As devices exist in more than one package format, the table reflects the situation for the package with the most pins.


There is an additional peripheral known as the UART module in HT66FU30, HT66FU40, HT66FU50 and HT66FU60 devices. All information related to the UART Module will be described in the following UART Module section.

Block Diagram



Rev. 1.10 2 February 1, 2010

Pin Assignment




Note: 1. Bracketed pin names indicate non-default pinout remapping locations.

- 2. If the pin-shared pin functions have multiple outputs simultaneously, its pin names at the right side of the "/" sign can be used for higher priority.
- 3. VDD&AVDD means the VDD and AVDD are the double bonding.

Rev. 1.10 3 February 1, 2010






Note: 1. Bracketed pin names indicate non-default pinout remapping locations.

- 2. If the pin-shared pin functions have multiple outputs simultaneously, its pin names at the right side of the "/" sign can be used for higher priority.
- 3. VDD&AVDD means the VDD and AVDD are the double bonding.


Rev. 1.10 4 February 1, 2010



Note: 1. Bracketed pin names indicate non-default pinout remapping locations.

- 2. If the pin-shared pin functions have multiple outputs simultaneously, its pin names at the right side of the "/" sign can be used for higher priority.
- 3. VDD&AVDD means the VDD and AVDD are the double bonding.

Rev. 1.10 5 February 1, 2010



Note: 1. Bracketed pin names indicate non-default pinout remapping locations.

- 2. If the pin-shared pin functions have multiple outputs simultaneously, its pin names at the right side of the "/" sign can be used for higher priority.
- 3. VDD&AVDD means the VDD and AVDD are the double bonding.

Rev. 1.10 6 February 1, 2010

Pin Description

With the exception of the power pins, all pins on these devices can be referenced by their Port name, e.g. PA.0, PA.1 etc, which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Serial Port pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

The following tables only include the pins which are directly related to the MCU. The pin descriptions of the additional peripheral functions are located at the end of the datasheet along with the relevant peripheral function functional description.

HT66F20

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	_
PB0~PB5	Port B	PBPU	ST	CMOS	_
PC0~PC3	Port C	PCPU	ST	CMOS	_
AN0~AN7	ADC input	ACERL	AN	_	PA0~PA7
VREF	ADC reference input	ADCR1	AN	_	PB5
C0-, C1-	Comparator 0, 1 input		AN	_	PA3, PC3
C0+, C1+	Comparator 0, 1 input	CP0C CP1C	AN	_	PA2, PC2
C0X, C1X	Comparator 0, 1 output		_	CMOS	PA0, PA5
TCK0, TCK1	TM0, TM1 input	_	ST	_	PA2, PA4
TP0_0	TM0 I/O	TMPC0	ST	CMOS	PA0
TP1_0, TP1_1	TM1 I/O	TMPC0	ST	CMOS	PA1, PC0
INT0, INT1	Ext. Interrupt 0, 1	_	ST	_	PA3, PA4
PINT	Peripheral Interrupt	_	ST	_	PC3
PCK	Peripheral Clock output	_		CMOS	PC2
SDI	SPI Data input	_	ST	_	PA6
SDO	SPI Data output	_	_	CMOS	PA5
SCS	SPI Slave Select	_	ST	CMOS	PB5
SCK	SPI Serial Clock	_	ST	CMOS	PA7
SCL	I ² C Clock	_	ST	NMOS	PA7
SDA	I ² C Data	_	ST	NMOS	PA6
SCOM0~SCOM3	SCOM0~SCOM3	SCOMC	_	SCOM	PC0, PC1, PC2, PC3
OSC1	HXT/ERC pin	СО	HXT	_	PB1
OSC2	HXT pin	СО	_	HXT	PB2
XT1	LXT pin	СО	LXT	_	PB3
XT2	LXT pin	СО	_	LXT	PB4
RES	Reset input	СО	ST	_	PB0
VDD	Power supply *	_	PWR	_	_
AVDD	ADC power supply *	_	PWR	_	_
VSS	Ground **	_	PWR	_	_
AVSS	ADC ground **	_	PWR	_	_

Rev. 1.10 7 February 1, 2010



Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option PWR: Power; CO: Configuration option; ST: Schmitt Trigger input

CMOS: CMOS output; NMOS: NMOS output

SCOM: Software controlled LCD COM; AN: Analog input pin

HXT: High frequency crystal oscillator LXT: Low frequency crystal oscillator

- *: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.
- **: VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.

As the Pin Description Summary table applies to the package type with the most pins, not all of the above listed pins may be present on package types with smaller numbers of pins.

HT66F30

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	_
PB0~PB5	Port B	PBPU	ST	CMOS	_
PC0~PC7	Port C	PCPU	ST	CMOS	_
AN0~AN7	ADC input	ACERL	AN	_	PA0~PA7
VREF	ADC reference input	ADCR1	AN	_	PB5
C0-, C1-	Comparator 0, 1 input		AN	_	PA3, PC3
C0+, C1+	Comparator 0, 1 input	CP0C CP1C	AN	_	PA2, PC2
C0X, C1X	Comparator 0, 1 output	01 10	_	CMOS	PA0, PA5
TCK0, TCK1	TM0, TM1 input	_	ST	_	PA2, PA4
TP0_0, TP0_1	TM0 I/O	TMPC0	ST	CMOS	PA0, PC5
TP1A	TM1 I/O	TMPC0	ST	CMOS	PA1
TP1B_0, TP1B_1	TM1 I/O	TMPC0	ST	CMOS	PC0, PC1
INT0, INT1	Ext. Interrupt 0, 1	_	ST	_	PA3, PA4
PINT	Peripheral Interrupt	PRM0	ST	_	PC3 or PC4
PCK	Peripheral Clock output	PRM0	_	CMOS	PC2 or PC5
SDI	SPI Data input	PRM0	ST	_	PA6 or PC0
SDO	SPI Data output	PRM0	_	CMOS	PA5 or PC1
SCS	SPI Slave Select	PRM0	ST	CMOS	PB5 or PC6
SCK	SPI Serial Clock	PRM0	ST	CMOS	PA7 or PC7
SCL	I ² C Clock	PRM0	ST	NMOS	PA7 or PC7
SDA	I ² C Data	PRM0	ST	NMOS	PA6 or PC0
SCOM0~SCOM3	SCOM0~SCOM3	SCOMC	_	SCOM	PC0, PC1, PC6, PC7
OSC1	HXT/ERC pin	со	HXT	_	PB1
OSC2	HXT pin	со		HXT	PB2
XT1	LXT pin	со	LXT	_	PB3
XT2	LXT pin	СО	_	LXT	PB4

Rev. 1.10 8 February 1, 2010



Pin Name	Function	ОР	I/T	O/T	Pin-Shared Mapping
RES	Reset input	СО	ST	_	PB0
VDD	Power supply *	_	PWR	_	_
AVDD	ADC power supply *		PWR	_	_
VSS	Ground **	_	PWR	_	_
AVSS	ADC ground **	_	PWR	_	_

Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option PWR: Power; CO: Configuration option; ST: Schmitt Trigger input

CMOS: CMOS output; NMOS: NMOS output

SCOM: Software controlled LCD COM; AN: Analog input pin

HXT: High frequency crystal oscillator LXT: Low frequency crystal oscillator

*: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.

**: VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.

As the Pin Description Summary table applies to the package type with the most pins, not all of the above listed pins may be present on package types with smaller numbers of pins.

HT66F40

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	_
PB0~PB7	Port B	PBPU	ST	CMOS	_
PC0~PC7	Port C	PCPU	ST	CMOS	_
PD0~PD7	Port D	PDPU	ST	CMOS	_
PE0~PE7	Port E	PEPU	ST	CMOS	_
PF0~PF1	Port F	PFPU	ST	CMOS	_
AN0~AN7	ADC input	ACERL	AN	_	PA0~PA7
VREF	ADC reference input	ADCR1	AN	_	PB5
C0-, C1-	Comparator 0, 1 input	CP0C CP1C	AN	_	PA3, PC3
C0+, C1+	Comparator 0, 1 input	CP0C CP1C	AN	_	PA2, PC2
C0X, C1X	Comparator 0, 1 output	CP0C CP1C PRM0	_	CMOS	PA0, PA5 or PF0, PF1
TCK0~TCK2	TM0~TM2 input	PRM1	ST	_	PA2, PA4, PC2 or PD2, PD3, PD0
TP0_0, TP0_1	TM0 I/O	TMPC0 PRM2	ST	CMOS	PA0, PC5 or PC6, PD5
TP1A	TM1 I/O	TMPC0 PRM2	ST	CMOS	PA1 or PC7
TP1B_0~TP1B_2	TM1 I/O	TMPC0 PRM2	ST	CMOS	PC0, PC1, PC5 or -, -, PE4

Rev. 1.10 9 February 1, 2010



Pin Name	Function	ОР	I/T	O/T	Pin-Shared Mapping
TP2_0, TP2_1	TM2 I/O	TMPC1 PRM2	ST	CMOS	PC3, PC4 or PD1, PD4
INT0, INT1	Ext. Interrupt 0, 1	PRM1	ST	_	PA3, PA4 or PC4, PC5 or PE6, PE7
PINT	Peripheral Interrupt	PRM0	ST	_	PC3 or PC4
PCK	Peripheral Clock output	PRM0		CMOS	PC2 or PC5
SDI	SPI Data input	PRM0	ST	_	PA6 or PD2 or PB7
SDO	SPI Data output	PRM0		CMOS	PA5 or PD3 or PB6
SCS	SPI Slave Select	PRM0	ST	CMOS	PB5 or PD0 or PD7
SCK	SPI Serial Clock	PRM0	ST	CMOS	PA7 or PD1 or PD6
SCL	I ² C Clock	PRM0	ST	NMOS	PA7 or PD1 or PD6
SDA	I ² C Data	PRM0	ST	NMOS	PA6 or PD2 or PB7
SCOM0~SCOM3	SCOM0~SCOM3	SCOMC	_	SCOM	PC0, PC1, PC6, PC7
OSC1	HXT/ERC pin	СО	HXT	_	PB1
OSC2	HXT pin	СО	_	HXT	PB2
XT1	LXT pin	СО	LXT	_	PB3
XT2	LXT pin	СО	_	LXT	PB4
RES	Reset input	СО	ST	_	PB0
VDD	Power supply *	_	PWR	_	_
AVDD	ADC power supply *	_	PWR	_	_
VSS	Ground **	_	PWR	_	_
AVSS	ADC ground **	_	PWR	_	_

Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option PWR: Power; CO: Configuration option; ST: Schmitt Trigger input

CMOS: CMOS output; NMOS: NMOS output

SCOM: Software controlled LCD COM; AN: Analog input pin

HXT: High frequency crystal oscillator LXT: Low frequency crystal oscillator

*: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.

As the Pin Description Summary table applies to the package type with the most pins, not all of the above listed pins may be present on package types with smaller numbers of pins.

Rev. 1.10 10 February 1, 2010

^{**:} VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.



HT66F50

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	_
PB0~PB7	Port B	PBPU	ST	CMOS	_
PC0~PC7	Port C	PCPU	ST	CMOS	_
PD0~PD7	Port D	PDPU	ST	CMOS	_
PE0~PE7	Port E	PEPU	ST	CMOS	_
PF0~PF1	Port F	PFPU	ST	CMOS	_
AN0~AN7	ADC input	ACERL	AN	_	PA0~PA7
VREF	ADC reference input	ADCR1	AN	_	PB5
C0-, C1-	Comparator 0, 1 input	CP0C CP1C	AN	_	PA3, PC3
C0+, C1+	Comparator 0, 1 input	CP0C CP1C	AN	_	PA2, PC2
C0X, C1X	Comparator 0, 1 output	CP0C CP1C PRM0	_	CMOS	PA0, PA5 or PF0, PF1
тско~тскз	TM0~TM3 input	PRM1	ST	_	PA2, PA4, PC2, PC4 or PD2, PD3, PD0, –
TP0_0, TP0_1	TM0 I/O	TMPC0 PRM2	ST	CMOS	PA0, PC5 or PC6, PD5
TP1A	TM1 I/O	TMPC0 PRM2	ST	CMOS	PA1 or PC7
TP1B_0~TP1B_2	TM1 I/O	TMPC0 PRM2	ST	CMOS	PC0, PC1, PC5 or -, -, PE4
TP2_0, TP2_1	TM2 I/O	TMPC1 PRM2	ST	CMOS	PC3, PC4 or PD1, PD4
TP3_0, TP3_1	TM3 I/O	TMPC1 PRM2	ST	CMOS	PD3, PD0 or PE5, PE3
INTO, INT1	Ext. Interrupt 0, 1	PRM1	ST	_	PA3, PA4 or PC4, PC5 or PE6, PE7
PINT	Peripheral Interrupt	PRM0	ST	_	PC3 or PC4
PCK	Peripheral Clock output	PRM0	_	CMOS	PC2 or PC5
SDI	SPI Data input	PRM0	ST	_	PA6 or PD2 or PB7
SDO	SPI Data output	PRM0	_	CMOS	PA5 or PD3 or PB6
SCS	SPI Slave Select	PRM0	ST	CMOS	PB5 or PD0 or PD7
SCK	SPI Serial Clock	PRM0	ST	CMOS	PA7 or PD1 or PD6
SCL	I ² C Clock	PRM0	ST	NMOS	PA7 or PD1 or PD6
SDA	I ² C Data	PRM0	ST	NMOS	PA6 or PD2 or PB7
SCOM0~SCOM3	SCOM0~SCOM3	SCOMC	_	SCOM	PC0, PC1, PC6, PC7
OSC1	HXT/ERC pin	СО	HXT	_	PB1
OSC2	HXT pin	СО		HXT	PB2
XT1	LXT pin	СО	LXT	_	PB3

Rev. 1.10 11 February 1, 2010



Pin Name	Function	ОР	I/T	O/T	Pin-Shared Mapping
XT2	LXT pin	СО		LXT	PB4
RES	Reset input	СО	ST	_	PB0
VDD	Power supply *	_	PWR	_	_
AVDD	ADC power supply *	_	PWR	_	_
VSS	Ground **	_	PWR	_	_
AVSS	ADC ground **	_	PWR	_	_

Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option PWR: Power; CO: Configuration option; ST: Schmitt Trigger input

CMOS: CMOS output; NMOS: NMOS output

SCOM: Software controlled LCD COM; AN: Analog input pin

HXT: High frequency crystal oscillator LXT: Low frequency crystal oscillator

- *: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.
- **: VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.

As the Pin Description Summary table applies to the package type with the most pins, not all of the above listed pins may be present on package types with smaller numbers of pins.

HT66F60

Pin Name	Function	ОР	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	_
PB0~PB7	Port B	PBPU	ST	CMOS	_
PC0~PC7	Port C	PCPU	ST	CMOS	_
PD0~PD7	Port D	PDPU	ST	CMOS	_
PE0~PE7	Port E	PEPU	ST	CMOS	_
PF0~PF7	Port F	PFPU	ST	CMOS	_
PG0~PG1	Port G	PGPU	ST	CMOS	_
AN0~AN11	ADC input	ACERH	AN	_	PA0~PA7, PE6, PE7, PF0, PF1
VREF	ADC reference input	ADCR1	AN	_	PB5
C0-, C1-	Comparator 0, 1 input	CP0C CP1C	AN	_	PA3, PC3
C0+, C1+	Comparator 0, 1 input	CP0C CP1C	AN	_	PA2, PC2
C0X, C1X	Comparator 0, 1 output	CP0C CP1C PRM0	_	CMOS	PA0, PA5 or PF0, PF1 or PG0, PG1
ТСК0~ТСК3	TM0~TM3 input	PRM1	ST	_	PA2, PA4, PC2, PC4 or PD2, PD3, PD0, –
TP0_0, TP0_1	TM0 I/O	TMPC0 PRM2	ST	CMOS	PA0, PC5 or PC6, PD5

Rev. 1.10 12 February 1, 2010



Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
TP1A	TM1 I/O	TMPC0 PRM2	ST	CMOS	PA1 or PC7
TP1B_0~TP1B_2	TM1 I/O	TMPC0 PRM2	ST	CMOS	PC0, PC1, PC5 or -, -, PE4
TP2_0, TP2_1	TM2 I/O	TMPC1 PRM2	ST	CMOS	PC3, PC4 or PD1, PD4
TP3_0, TP3_1	TM3 I/O	TMPC1 PRM2	ST	CMOS	PD3, PD0 or PE5, PE3
INT0~INT3	Ext. Interrupt 0~3	PRM1	ST	_	PA3, PA4, PC4, PC5 or PC4, PC5, PE2, -, or PE0, PE1, -, - or PE6, PE7, -, -
PINT	Peripheral Interrupt	PRM0	ST	_	PC3 or PC4
PCK	Peripheral Clock output	PRM0	_	CMOS	PC2 or PC5
SDI	SPI Data input	PRM0	ST	_	PA6 or PD2 or PB7
SDO	SPI Data output	PRM0	_	CMOS	PA5 or PD3 or PB6 or PD1
SCS	SPI Slave Select	PRM0	ST	CMOS	PB5 or PD0 or PD7
SCK	SPI Serial Clock	PRM0	ST	CMOS	PA7 or PD1 or PD6 or PD3
SCL	I ² C Clock	PRM0	ST	NMOS	PA7 or PD1 or PD6 or PD3
SDA	I ² C Data	PRM0	ST	NMOS	PA6 or PD2 or PB7
SCOM0~SCOM3	SCOM0~SCOM3	SCOMC	_	SCOM	PC0, PC1, PC6, PC7
OSC1	HXT/ERC pin	CO	HXT	_	PB1
OSC2	HXT pin	CO	_	HXT	PB2
XT1	LXT pin	CO	LXT	_	PB3
XT2	LXT pin	СО	_	LXT	PB4
RES	Reset input	СО	ST	_	PB0
VDD	Power supply *	_	PWR	_	
AVDD	ADC power supply *		PWR	_	_
VSS	Ground **	_	PWR	_	_
AVSS	ADC ground **		PWR	_	

Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option PWR: Power; CO: Configuration option; ST: Schmitt Trigger input

CMOS: CMOS output; NMOS: NMOS output

SCOM: Software controlled LCD COM; AN: Analog input pin

HXT: High frequency crystal oscillator LXT: Low frequency crystal oscillator

- *: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.
- **: VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.

As the Pin Description Summary table applies to the package type with the most pins, not all of the above listed pins may be present on package types with smaller numbers of pins.

Rev. 1.10 13 February 1, 2010



Absolute Maximum Ratings

Supply VoltageV _{SS} -0.3V to V _{SS} +6.0V	Storage Temperature50°C to 125°C
Input VoltageV _{SS} -0.3V to V _{DD} +0.3V	Operating Temperature40°C to 85°C
I _{OL} Total80mA	I _{OH} Total80mA
Total Power Dissipation500mW	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics Ta=25°C

			Test Conditions				
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
			f _{SYS} =8MHz	2.2	_	5.5	V
V _{DD}	Operating Voltage (HXT, ERC, HIRC)	_	f _{SYS} =12MHz	2.7	_	5.5	V
	(,,)		f _{SYS} =20MHz	4.5	_	5.5	V
		3V	No load, f _{SYS} =f _H =4MHz,	_	0.7	1.1	mA
			ADC off, WDT enable	_	1.8	2.7	mA
			3V No load, f _{SYS} =f _H =8MHz,		1.6	2.4	mA
	Operating Current,	5V	ADC off, WDT enable	_	3.3	5.0	mA
I _{DD1}	Normal Mode, f _{SYS} =f _H (HXT, ERC, HIRC)	3V	No load, f _{SYS} =f _H =12MHz,	_	2.2	3.3	mA
		5V	ADC off, WDT enable	_	5.0	7.5	mA
I _{DD2}	Operating Current, Normal Mode, f _{SYS} =f _H (HXT)	5V	No load, $f_{SYS}=f_H=20MHz$, ADC off, WDT enable	_	6.0	9.0	mA
	Operating Current, Slow Mode,	3V	No load, f _{SYS} =f _L , ADC off,	_	10	20	μΑ
I _{DD3}	$f_{SYS} = f_L \text{ (LXT, LIRC)}$	5V	WDT enable	_	30	50	μΑ
	IDLE0 Mode Standby Current	3V	No load, ADC off, WDT	_	1.5	3.0	μА
I _{IDLE0}	(LXT or LIRC on)	5V	enable	_	3.0	6.0	μΑ
I _{IDLE1}	IDLE1 Mode Standby Current	3V	No load, ADC off, WDT	_	0.55	0.83	mA
'IDLE1	(HXT, ERC, HIRC)	5V	enable, f _{SYS} =12MHz on	_	1.30	2.00	mA
I _{SLEEP0}	SLEEP0 Mode Standby Current	3V	No load, ADC off, WDT			1	μΑ
-SLEEPU	(LXT and LIRC off)	5V	disable	_	_	2	μΑ
1	SLEEP1 Mode Standby Current	3V	No load, ADC off, WDT	_	1.5	3.0	μΑ
I _{SLEEP1}	(LXT or LIRC on)	5V	enable	_	2.5	5.0	μА
V _{IL1}	Input Low Voltage for I/O Ports or Input Pins except RES pin	_	_	0	_	0.3V _{DD}	V
V _{IH1}	Input High Voltage for I/O Ports or Input Pins except RES pin		_	0.7V _{DD}	_	V _{DD}	V
V _{IL2}	Input Low Voltage (RES)	_		0		0.4V _{DD}	V
V _{IH2}	Input High Voltage (RES)	_	_	0.9V _{DD}		V _{DD}	V

Rev. 1.10 14 February 1, 2010



Ta=25°C

			Test Conditions		_		
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
			LVR Enable, 2.10V option	-5%	2.10	+5%	V
.,	LVD Valla va Laval		LVR Enable, 2.55V option	-5%	2.55	+5%	V
V _{LVR}	LVR Voltage Level	_	LVR Enable, 3.15V option	-5%	3.15	+5%	V
			LVR Enable, 4.20V option	-5%	4.20	+5%	V
			LVDEN=1, V _{LVD} =2.0V	-5%	2.00	+5%	V
			LVDEN=1, V _{LVD} =2.2V	-5%	2.20	+5%	V
			LVDEN=1, V _{LVD} =2.4V	-5%	2.40	+5%	V
.,	1)/D)//-1/		LVDEN=1, V _{LVD} =2.7V	-5%	2.70	+5%	V
V _{LVD}	LVD Voltage Level	_	LVDEN=1, V _{LVD} =3.0V	-5%	3.00	+5%	V
			LVDEN=1, V _{LVD} =3.3V	-5%	3.30	+5%	V
			LVDEN=1, V _{LVD} =3.6V	-5%	3.60	+5%	V
			LVDEN=1, V _{LVD} =4.4V	-5%	4.40	+5%	V
			LVR Enable, LVDEN=0	_	60	90	μА
I _{LV}	Additional Power Consumption if LVR and LVD is Used		LVR disable, LVDEN=1	_	75	115	μА
	EVIT and EVB is esset		LVR enable, LVDEN=1	_	90	135	μА
V _{OL}	Outset Law Valtage I/O Dart	3V	I _{OL} =9mA	_	_	0.3	V
V _{OL}	Output Low Voltage I/O Port		I _{OL} =20mA	_	_	0.5	V
V	Output High Voltage I/O Dort	3V	I _{OH} =-3.2mA	2.7	_	_	V
V _{OH}	Output High Voltage I/O Port	5V	I _{OH} =-7.4mA	4.5	_	_	V
В	Pull-high Resistance for I/O	3V		20	60	100	kΩ
R _{PH}	Ports	5V	_	10	30	50	kΩ
			SCOMC, ISEL[1:0]=00	17.5	25.0	32.5	μА
	CCOM Operating Comment	5V	SCOMC, ISEL[1:0]=01	35	50	65	μА
I _{SCOM}	SCOM Operating Current	υ	SCOMC, ISEL[1:0]=10	70	100	130	μА
			SCOMC, ISEL[1:0]=11	140	200	260	μА
V _{SCOM}	V _{DD} /2 Voltage for LCD COM	5V	No load	0.475	0.500	0.525	V_{DD}
V ₁₂₅	1.25V Reference with Buffer Voltage	_	_	-3%	1.25	+3%	V
I ₁₂₅	Additional Power Consumption if 1.25V Reference with Buffer is used	_	_		200	300	μА



A.C. Characteristics

Ta=25°C

	D	Test Conditions			_		
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
			2.2V~5.5V	DC	_	8	MHz
f_{CPU}	Operating Clock	_	2.7V~5.5V	DC	_	12	MHz
			4.5V~5.5V	DC	_	20	MHz
			2.2V~5.5V	0.4	_	8	MHz
f_{SYS}	System Clock (HXT)	_	2.7V~5.5V	0.4	_	12	MHz
			4.5V~5.5V	0.4	_	20	MHz
		3V/5V	Ta=25°C	-2%	4	+2%	MHz
		3V/5V	Ta=25°C	-2%	8	+2%	MHz
		5V	Ta=25°C	-2%	12	+2%	MHz
		3V/5V	Ta=0~70°C	-5%	4	+5%	MHz
		3V/5V	Ta=0~70°C	-4%	8	+4%	MHz
		5V	Ta=0~70°C	-5%	12	+3%	MHz
		2.2V~ 3.6V	Ta=0~70°C	-7%	4	+7%	MHz
Sustana Clask		3.0V~ 5.5V	Ta=0~70°C	-5%	4	+9%	MHz
	System Clock	2.2V~ 3.6V	Ta=0~70°C	-6%	8	+4%	MHz
f _{HIRC}	HIRC (HIRC)	3.0V~ 5.5V	Ta=0~70°C	-4%	8	+9%	MHz
		3.0V~ 5.5V	Ta=0~70°C	-6%	12	+7%	MHz
		2.2V~ 3.6V	Ta= -40°C~85°C	-12%	4	+8%	MHz
		3.0V~ 5.5V	Ta= -40°C~85°C	-10%	4	+9%	MHz
		2.2V~ 3.6V	Ta= -40°C~85°C	-15%	8	+4%	MHz
		3.0V~ 5.5V	Ta= -40°C~85°C	-8%	8	+9%	MHz
		3.0V~ 5.5V	Ta= -40°C~85°C	-12%	12	+7%	MHz
		5V	Ta=25°C, R=120kΩ *	-2%	8	+2%	MHz
		5V	Ta=0~70°C, R=120kΩ *	-5%	8	+6%	MHz
f_{ERC}	System Clock (ERC)	5V	Ta= -40°C~85°C, R=120kΩ *	-7%	8	+9%	MHz
LING	2,3.0 3.00. (2.10)	3.0V~ 5.5V	Ta= -40°C~85°C, R=120kΩ *	-9%	8	+10%	MHz
		2.2V~ 5.5V	Ta= -40°C~85°C, R=120kΩ *	-15%	8	+10%	MHz
f_{LXT}	System Clock (LXT)	_	_	_	32.768	_	kHz

Rev. 1.10 16 February 1, 2010

Ta=25°C

0	Barrandan		Test Conditions	BA1	T	M	1124
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
f _{LIRC}	System Clock (LIRC)	5V	Ta=25°C	-10%	32	+10%	kHz
f _{TIMER}	Timer Input Pin Frequency	_	_	_	_	1	f _{SYS}
t _{RES}	External Reset Low Pulse Width	_	_	1	_	_	μS
t _{INT}	Interrupt Pulse Width	_	_	1	_	_	t _{SYS}
t _{LVR}	Low Voltage Width to Reset	_	_	120	240	480	μS
t _{LVD}	Low Voltage Width to Interrupt	_	_	20	45	90	μS
t _{LVDS}	LVDO stable time	_	_	15	_	_	μS
t _{BGS}	VBG Turn on Stable Time	_	_	200	_	_	μS
t _{EERD}	EEPROM Read Time	_	_	_	45	90	μS
t _{EEWR}	EEPROM Write Time	_	_	_	2	4	ms
			f _{SYS} =HXT or LXT	_	1024	_	
t _{SST}	System Start-up Timer Period (Wake-up from HALT)	_	f _{SYS} =ERC or HIRC	_	15~16	_	t _{sys}
	(Trans up nominati)		f _{SYS} =LIRC OSC	_	1~2	_	

Note: 1. t_{SYS}=1/f_{SYS}

- 2. * For f_{ERC}, as the resistor tolerance will influence the frequency a precision resistor is recommended.
- 3. To maintain the accuracy of the internal HIRC oscillator frequency, a $0.1\mu F$ decoupling capacitor should be connected between VDD and VSS and located as close to the device as possible.

A/D Converter Characteristics

Ta=25°C

Comple ed	bol Parameter –		Test Conditions	Min	T	Man	I I m i 4
Symbol			Conditions	Min.	Тур.	Max.	Unit
AV _{DD}	A/D Converter Operating Voltage		_	2.7	_	5.5	V
V _{ADI}	A/D Converter Input Voltage	_	_	0	_	VREF	V
V _{REF}	A/D Converter Reference Voltage	_	_	2	_	AV _{DD}	V
DNL	Differential Non-linearity	5V	t _{ADCK} = 1.0μs	_	±1	±2	LSB
INL	Integral Non-linearity	5V	t _{ADCK} = 1.0μs	_	±2	±4	LSB
	Additional Power Consumption if	3V	No load, t _{ADCK} = 0.5μs	_	0.90	1.35	mA
I _{ADC}	A/D Converter is Used	5V	No load, t _{ADCK} = 0.5μs	_	1.20	1.80	mA
t _{ADCK}	A/D Converter Clock Period	_	_	0.5	_	10	μS
t _{ADC}	A/D Conversion Time (Include Sample and Hold Time)	_	12-bit A/D Converter	_	16	_	t _{ADCK}
t _{ADS}	A/D Converter Sampling Time	_	_	_	4	_	t _{ADCK}
t _{ON2ST}	A/D Converter On-to-Start Time	_	_	2	_	_	μS



Comparator Electrical Characteristics

Ta=25°C


0	D		Test Conditions	B.A.L.	T		1114	
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit	
V _{CMP}	Comparator Operating Voltage	_	_	2.2	_	5.5	V	
	0	3V	_	_	37	56	μА	
I _{CMP}	Comparator Operating Current	5V	_	_	130	200	μА	
V _{CMPOS}	Comparator Input Offset Voltage	_	_	-10	_	10	mV	
V _{HYS}	Hysteresis Width	_	_	20	40	60	mV	
V _{CM}	Comparator Common Mode Voltage Range	_	_	V _{ss}	_	V _{DD} -1.4V	V	
A _{OL}	Comparator Open Loop Gain	_	_	60	80	_	dB	
t _{PD}	Comparator Response Time	_	With 100mV overdrive (Note)	_	370	560	ns	

Note: Measured with comparator one input pin at $V_{CM} = (V_{DD} - 1.4)/2$ while the other pin input transition from VSS to $(V_{CM} + 100 \text{mV})$ or from V_{DD} to $(V_{CM} - 100 \text{mV})$.

Power-on Reset Characteristics

Ta=25°C

Complete L	Downworks		Test Conditions	Min	Trees	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.		
V _{POR}	VDD Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR _{VDD}	VDD Raising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t _{POR}	Minimum Time for VDD Stays at V_{POR} to Ensure Power-on Reset	_	_	1	_	_	ms



Rev. 1.10 18 February 1, 2010



System Architecture


A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining


The main system clock, derived from either a HXT, LXT, HIRC, LIRC or ERC oscillator is subdivided into four in-


ternally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining





Instruction Fetching

Rev. 1.10 19 February 1, 2010



Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

	ounter		
Device	Program Counter High Byte	PCL Register	
HT66F20	PC9, PC8		
HT66F30	PC10~PC8		
HT66F40	PC11~PC8	PCL7~PCL0	
HT66F50	PC12~PC8		
HT66F60	PC13~PC8		

Program Counter


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly, however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack has multiple levels depending upon the device and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



Device	Stack Levels
HT66F20/HT66F30	4
HT66F40/HT66F50	8
HT66F60	12

Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement INCA, INC, DECA, DEC
- Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

Rev. 1.10 20 February 1, 2010



Flash Program Memory

The Program Memory is the location where the user code or program is stored. For this device series the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, these Flash devices offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of 1K×14 bits to 12K×16 bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.

Device	Capacity	Banks
HT66F20	1K×14	0
HT66F30	2K×14	0
HT66F40	4K×15	0
HT66F50	8K×16	0
HT66F60	12K×16	0, 1

The HT66F60 has its Program Memory divided into two Banks, Bank 0 and Bank 1. The required Bank is selected using Bit 5 of the BP Register.

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD[m]" or "TABRDL[m]" instructions, respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.





Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there us-



Rev. 1.10 21 February 1, 2010



ing the ORG statement. The value at this ORG statement is "700H" which refers to the start address of the last page within the 2K Program Memory of the HT66F30. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the present page if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

In Circuit Programming

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 5-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

MCU Programming Pins	Function
PA0	Serial Data Input/Output
PA2	Serial Clock
RES	Device Reset
VDD	Power Supply
VSS	Ground


The Program Memory and EEPROM data memory can both be programmed serially in-circuit using this 5-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and one line for the reset. The technical details regarding the in-circuit programming of the devices are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process the $\overline{\text{RES}}$ pin will be held low by the programmer disabling the normal operation of the microcontroller and taking control of the PA0 and PA2 I/O pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins.

• Table Read Program Example

```
tempreg1 db
                      ; temporary register #1
tempreg2 db
                      ; temporary register #2
                      ; initialise low table pointer - note that this address
mov a,06h
mov tblp, a
                      ; is referenced
mov a.07h
                      ; initialise high table pointer
tbhp,a
                      ; transfers value in table referenced by table pointer data at program
tabrd tempreg1
                      ; memory address "706H" transferred to tempreg1 and TBLH
                      ; reduce value of table pointer by one
dec tblp
                      ; transfers value in table referenced by table pointer data at program
tabrd tempreg2
                      ; memory address "705H" transferred to tempreg2 and TBLH in this ; example the data "1AH" is transferred to tempreg1 and data "0FH" to
                      ; register tempreg2
org 700h
                      ; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
```





Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

Programmer Pin	MCU Pins
RES	PB0
DATA	PA0
CLK	PA2

Programmer and MCU Pins

RAM Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Structure

Divided into two sections, the first of these is an area of RAM, known as the Special Function Data Memory. Here are located registers which are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation.

Device	Capacity	Banks
HT66F20	64×8	0: 60H~7FH 1: 60H~7FH
HT66F30	96×8	0: 60H~7FH 1: 60H~7FH 2: 60H~7FH
HT66F40	192×8	0: 80H~FFH 1: 80H~BFH
HT66F50	384×8	0: 80H~FFH 1: 80H~FFH 2: 80H~FFH
HT66F60	576×8	0: 80H~FFH 1: 80H~FFH 2: 80H~FFH 3: 80H~FFH 4: 80H~FFH

	Bank 0, 1
00H	IAR0
01H	MP0
02H	IAR1
03H	MP1
04H	BP
05H	ACC
06H	PCL
07H	TBLP
H80	TBLH
09H	TBHP
0AH	STATUS
0BH	SMOD
0CH	LVDC
0DH	INTEG
0EH	WDTC
0FH	TBC
10H	INTC0
11H	INTC1
12H	INTC2
13H	Unused
14H	MFI0
15H	MFI1
16H	MFI2
17H	Unused
18H	PAWU PAPU
19H	PAPU
1AH 1BH	PAC
1CH	PBPU
1DH	PB
1EH	PBC
1FH	PCPU
20H	PC
21H	PCC
22H	Unused
23H	Unused
24H	Unused
25H	Unused
26H	Unused
27H	Unused
28H	Unused
29H	Unused
2AH	Unused
2BH	Unused
2CH	Unused
2DH	Unused

ADRL

	Bank 0	Bank 1						
30H	ADO	CR0						
31H	ADO							
32H	ACERL							
33H	Unused							
34H	CP	0C						
35H	CP							
36H	SIN	IC0						
37H	SIN	IC1						
38H	SIN	ЛD						
39H	SIMA/S	SIMC2						
3AH	TMC)C0						
3BH	TMC)C1						
3CH	TMC)DL						
3DH	TMC)DH						
3EH	TMC	DAL						
3FH	TMC)AH						
40H	Unused	EEC						
41H	EE							
42H	EE							
43H	TMF	PC0						
44H	Unu	sed						
45H	Unu	sed						
46H	Unu	sed						
47H	Unu	sed						
48H	TM ²	1C0						
49H	TM ²	IC1						
4AH	Unu	sed						
4BH	TM ²	IDL						
4CH	TM1	DH						
4DH	TM ²	1AL						
4EH	TM1	IAH						
4FH	Unu	sed						
50H	Unu	sed						
51H	Unu	sed						
52H	Unu	sed						
53H	Unu	sed						
54H	Unu	sed						
55H	Unu	sed						
56H	Unu	sed						
57H	Unu	sed						
58H	Unu	sed						
59H	Unu	sed						
5AH	Unu							
5BH	Unu							
5CH	Unu							
5DH	Unu	sed						
5EH	SCC	MC						
5FH	Unu	sed						

HT66F20 Special Purpose Data Memory

Rev. 1.10 23 February 1, 2010

2EH



	Bank 0, 1, 2		Bank 0, 2 Bank 1		
00H	IAR0	30H	ADCR0		
01H	MP0	31H	ADCR1		
02H	IAR1	32H	ACERL		
03H	MP1	33H	Unused		
04H	BP	34H	CP0C		
05H	ACC	35H	CP1C		
06H	PCL	36H	SIMC0		
07H	TBLP	37H	SIMC1		
08H	TBLH	38H	SIMD		
09H	TBHP	39H	SIMA/SIMC2		
0AH	STATUS	3AH	TM0C0		
0BH	SMOD	3BH	TM0C1		
0CH	LVDC	3CH	TM0DL		
0DH	INTEG	3DH	TM0DH		
0EH	WDTC	3EH	TM0AL		
0FH	TBC	3FH	TM0AH		
10H	INTC0	40H	Unused EEC		
11H	INTC1	41H	EEA		
12H	INTC2	42H	EED		
13H	Unused	43H 44H	TMPC0		
14H	MFI0	Unused			
15H	MFI1 45H PRM0				
16H	MFI2	46H	Unused		
17H	Unused	47H	Unused		
18H	PAWU	48H	TM1C0		
19H	PAPU	49H	TM1C1		
1AH	PA	4AH	TM1C2		
1BH	PAC	4BH	TM1DL		
1CH	PBPU	4CH	TM1DH		
1DH	PB	4DH	TM1AL		
1EH	PBC	4EH	TM1AH		
1FH	PCPU	4FH	TM1BL		
20H	PC	50H	TM1BH		
21H	PCC	51H	Unused		
22H	Unused	52H	Unused		
23H	Unused	53H	Unused		
24H	Unused	54H	Unused		
25H	Unused	55H	Unused		
26H	Unused	56H	Unused		
27H	Unused	57H	Unused		
28H	Unused	58H	Unused		
29H	Unused	59H	Unused		
2AH	Unused	5AH	Unused		
2BH	Unused	5BH	Unused		
2CH	Unused	5CH	Unused		
2DH	Unused	5DH	Unused		
2EH	ADRL	5EH	SCOMC		
2FH	ADRH	5FH	Unused		

HT66F30 Special Purpose Data Memory

	Bank 0, 1		Bank 0	Bank 1
00H	IAR0	40H	Unused	EEC
01H	MP0	41H	E	A
02H	IAR1	42H	EE	
03H	MP1	43H		PC0
04H	BP	44H		PC1
05H	ACC	45H	PR	
06H	PCL	46H	PR	
07H	TBLP	47H	PR	
08H 09H	TBLH TBHP	48H 49H	TM:	1C0
0AH	STATUS	49H 4AH		1C2
0AH	SMOD	4BH	TM:	
0CH	LVDC	4CH		IDH
0DH	INTEG	4DH	TM	
0EH	WDTC	4EH		1AH
0FH	TBC	4FH	TM	
10H	INTC0	50H		1BH
11H	INTC1	51H	TM2	
12H	INTC2	52H	TM2	2C1
13H	Unused	53H	TM2	2DL
14H	MFI0	54H	TM2	2DH
15H	MFI1	55H		2AL
16H	MFI2	56H		2AH
17H	Unused	57H		2RP
18H	PAWU	58H	Unu	
19H	PAPU	59H	Unu	
1AH	PA	5AH	Unu	
1BH	PAC	5BH	Unu	
1CH	PBPU	5CH	Unu	
1DH	PB	5DH	Unu	
1EH 1FH	PBC	5EH 5FH	SCC	
20H	PCPU PC		Unu Unu	
21H	PCC	60H 61H	Unu	
22H	PDPU	62H	Unu	
23H	PD	63H	Unu	
24H	PDC	64H	Unu	
25H	PEPU	65H	Unu	
26H	PE	66H	Unu	
27H	PEC	67H	Unu	sed
28H	PFPU	68H	Unu	sed
29H	PF	69H	Unu	sed
2AH	PFC	6AH	Unu	sed
2BH	Unused	6BH	Unu	
2CH	Unused	6CH	Unu	
2DH	Unused	6DH	Unu	
2EH	ADRL	6EH	Unu	
2FH	ADRH	6FH	Unu	
30H	ADCR0	70H	Unu	
31H	ADCR1	71H	Unu	
32H 33H	ACERL	72H	Unu	
33H	Unused	73H		
35H	CP0C CP1C	74H 75H	Unu Unu	
36H	SIMC0	75H 76H	Unu	
37H	SIMC1	77H		sed
38H	SIMD	77H		sed
39H	SIMA/SIMC2	79H		sed
3AH	TM0C0	7AH	Unu	
3BH	TM0C1	7BH	Unu	
3CH	TM0DL	7CH	Unu	
3DH	TM0DH	7DH	Unu	
3EH	TM0AL	7EH	Unu	
3FH	TM0AH	7FH		sed
,		_		

HT66F40 Special Purpose Data Memory

Rev. 1.10 24 February 1, 2010



	Bank 0, 1, 2		Bank 0, 2 Bank 1		Bank 0, 1, 2, 3, 4	Ban	ık 0, 2, 3, 4 Bank 1
00H	IAR0	40H	Unused EEC	00H	IAR0	40H	Unused EEC
01H	MP0	41H	EEA	01H	MP0	41H	EEA
02H	IAR1	42H	EED	02H	IAR1	42H	EED
03H	MP1	43H	TMPC0	03H	MP1	43H	TMPC0
04H	BP	44H	TMPC1	04H	BP	44H	TMPC1
05H	ACC	45H	PRM0	05H	ACC	45H	PRM0
06H	PCL	46H	PRM1	06H	PCL	46H	PRM1
07H	TBLP	47H	PRM2	07H	TBLP	47H	PRM2
H80	TBLH	48H	TM1C0	08H	TBLH	48H	TM1C0
09H	TBHP	49H	TM1C1	09H	TBHP	49H	TM1C1
0AH	STATUS	4AH	TM1C2	0AH	STATUS SMOD	4AH	TM1C2
0BH	SMOD	4BH	TM1DL	0BH 0CH	LVDC	4BH	TM1DL
0CH 0DH	LVDC INTEG	4CH 4DH	TM1DH TM1AL	0DH	INTEG	4CH 4DH	TM1DH TM1AL
0EH	WDTC	4EH	TM1AH	0EH	WDTC	4EH	TM1AH
0FH	TBC	4FH	TM1BL	0FH	TBC	4FH	TM1BL
10H	INTC0	50H	TM1BH	10H	INTC0	50H	TM1BH
11H	INTC1	51H	TM2C0	11H	INTC1	51H	TM2C0
12H	INTC2	52H	TM2C1	12H	INTC2	52H	TM2C1
13H	Unused	53H	TM2DL	13H	INTC3	53H	TM2DL
14H	MFI0	54H	TM2DH	14H	MFI0	54H	TM2DH
15H	MFI1	55H	TM2AL	15H	MFI1	55H	TM2AL
16H	MFI2	56H	TM2AH	16H	MFI2	56H	TM2AH
17H	MFI3	57H	TM2RP	17H	MFI3	57H	TM2RP
18H	PAWU	58H	TM3C0	18H	PAWU	58H	TM3C0
19H	PAPU	59H	TM3C1	19H	PAPU	59H	TM3C1
1AH	PA	5AH	TM3DL	1AH	PA	5AH	TM3DL
1BH	PAC	5BH	TM3DH	1BH	PAC	5BH	TM3DH
1CH	PBPU	5CH	TM3AL	1CH	PBPU	5CH	TM3AL
1DH	PB	5DH	TM3AH	1DH	PB	5DH	TM3AH
1EH	PBC	5EH	SCOMC	1EH	PBC	5EH	SCOMC
1FH	PCPU	5FH	Unused	1FH	PCPU	5FH	Unused
20H	PC	60H	Unused	20H	PC	60H	Unused
21H	PCC	61H	Unused	21H	PCC	61H	Unused
22H	PDPU	62H	Unused	22H	PDPU	62H	Unused
23H	PD	63H	Unused	23H	PD	63H	Unused
24H	PDC	64H	Unused	24H	PDC	64H	Unused
25H	PEPU	65H	Unused	25H	PEPU	65H	Unused
26H	PE	66H	Unused	26H	PE	66H	Unused
27H 28H	PEC PFPU	67H	Unused	27H 28H	PEC PFPU	67H	Unused
29H	PF	68H 69H	Unused Unused	29H	PF	68H 69H	Unused Unused
2AH	PFC	6AH	Unused	2AH	PFC	6AH	Unused
2BH	Unused	6BH	Unused	2BH	PGPU	6BH	Unused
2CH	Unused	6CH	Unused	2CH	PG	6CH	Unused
2DH	Unused	6DH	Unused	2DH	PGC	6DH	Unused
2EH	ADRL	6EH	Unused	2EH	ADRL	6EH	Unused
2FH	ADRH	6FH	Unused	2FH	ADRH	6FH	Unused
30H	ADCR0	70H	Unused	30H	ADCR0	70H	Unused
31H	ADCR1	71H	Unused	31H	ADCR1	71H	Unused
32H	ACERL	72H	Unused	32H	ACERL	72H	Unused
33H	Unused	73H	Unused	33H	ACERH	73H	Unused
34H	CP0C	74H	Unused	34H	CP0C	74H	Unused
35H	CP1C	75H	Unused	35H	CP1C	75H	Unused
36H	SIMC0	76H	Unused	36H	SIMC0	76H	Unused
37H	SIMC1	77H	Unused	37H	SIMC1	77H	Unused
38H	SIMD	78H	Unused	38H	SIMD	78H	Unused
39H	SIMA/SIMC2	79H	Unused	39H	SIMA/SIMC2	79H	Unused
3AH	TM0C0	7AH	Unused	3AH	TM0C0	7AH	Unused
3BH	TM0C1	7BH	Unused	3BH	TM0C1	7BH	Unused
3CH	TM0DL	7CH	Unused	3CH	TM0DL	7CH	Unused
3DH	TM0DH	7DH	Unused	3DH	TM0DH	7DH	Unused
3EH	TM0AL	7EH	Unused	3EH	TM0AL	7EH	Unused
3FH	TM0AH	7FH	Unused] 3FH	TM0AH	J 7FH	Unused

HT66F50 Special Purpose Data Memory

HT66F60 Special Purpose Data Memory

Rev. 1.10 25 February 1, 2010

The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The overall Data Memory is subdivided into several banks, the structure of which depends upon the device chosen. The Special Purpose Data Memory registers are accessible in all banks, with the exception of the EEC register at address 40H, which is only accessible in Bank 1. Switching between the different Data Memory banks is achieved by setting the Bank Pointer to the correct value. The start address of the Data Memory for all devices is the address 00H.

Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a

pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 and MP1 register pair can access data from any bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to, is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IARO, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1. Note that for the HT66F20 and HT66F30 devices, bit 7 of the Memory Pointers is not required to address the full memory space. When bit 7 of the Memory Pointers for HT66F20 and HT66F30 devices is read, a value of "1" will be returned.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

• Indirect Addressing Program Example

```
data .section 'data'
adres1 db? adres2 db?
adres3 db?
adres4 db ?
block
        dh?
code .section at 0 'code'
org 00h
start:
   mov a,04h
                               ; setup size of block
   mov block, a
                               ; Accumulator loaded with first RAM address ; setup memory pointer with first RAM address \,
   mov a, offset adres1
   mov mp0, a
loop:
clr IARO
                               ; clear the data at address defined by MPO
   inc mp0 sdz block
                                 increment memory pointer
                               ; check if last memory location has been cleared
   jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific RAM addresses.

Rev. 1.10 26 February 1, 2010



Bank Pointer - BP

Depending upon which device is used, the Program and Data Memory are divided into several banks. Selecting the required Program and Data Memory area is achieved using the Bank Pointer. Bit 5 of the Bank Pointer is used to select Program Memory Bank 0 or 1, while bits 0~2 are used to select Data Memory Banks 0~4.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the Power Down Mode, in which case, the Data Memory bank remains

unaffected. It should be noted that the Special Function Data Memory is not affected by the bank selection, which means that the Special Function Registers can be accessed from within any bank. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from banks other than Bank 0 must be implemented using Indirect addressing.

As both the Program Memory and Data Memory share the same Bank Pointer Register, care must be taken during programming.

Davis	Bit									
Device	7	6	5	4	3	2	1	0		
HT66F20 HT66F40	_	_	_	_	_	_	_	DMBP0		
HT66F30 HT66F50	_	_	_	_	_	_	DMBP1	DMBP0		
HT66F60	_	_	PMBP0	_	_	DMBP2	DMBP1	DMBP0		

BP Registers List

• BP Register

• HT66F20/HT66F40

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	DMBP0
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7 ~ 1 Unimplemented, read as "0"

Bit 0 DMBP0: Select Data Memory Banks

0: Bank 0 1: Bank 1

• HT66F30/HT66F50

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_		_	DMBP1	DMBP0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit $7 \sim 2$ Unimplemented, read as "0"

Bit 1 ~ 0 DMBP1, DMBP0: Select Data Memory Banks

00: Bank 0 01: Bank 1 10: Bank 2 11: Undefined

Rev. 1.10 27 February 1, 2010



• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	_	_	PMBP0	_		DMBP2	DMBP1	DMBP0
R/W	_	_	R/W	_	_	R/W	R/W	R/W
POR	_	_	0	_	_	0	0	0

Bit 7 ~ 6 Unimplemented, read as "0"

Bit 5 PMBP0: Select Program Memory Banks

0: Bank 0, Program Memory Address is from 0000H ~ 1FFFH 1: Bank 1, Program Memory Address is from 2000H ~ 2FFFH

Bit 4 ~ 3 Unimplemented, read as "0"

Bit 2 ~ 0 DMBP2 ~ DMBP0: Select Data Memory Banks

000: Bank 0 001: Bank 1 010: Bank 2 011: Bank 3 100: Bank 4 101~111: Undefined

Accumulator - ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointer and indicates the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed,

for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.

Rev. 1.10 28 February 1, 2010



- **Z** is set if the result of an arithmetic or logical operation is zero; otherwise **Z** is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- **PDF** is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

• STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	TO	PDF	OV	Z	AC	С
R/W	_	_	R	R	R/W	R/W	R/W	R/W
POR	_	_	0	0	х	х	х	х

"x" unknown

Bit 7, 6 Unimplemented, read as "0" **TO**: Watchdog Time-Out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred.

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: no overflow

1: an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: no auxiliary carry

1: an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: no carry-out

1: an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

 $\boldsymbol{\mathsf{C}}$ is also affected by a rotate through carry instruction.

Rev. 1.10 29 February 1, 2010



EEPROM Data Memory

The device contains an area of internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity varies from 32x8 to 256×8 bits, according to the device selected. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and data register in Bank 0 and a single control register in Bank 1.

Device	Capacity	Address
HT66F20	32×8	00H ~ 1FH
HT66F30	64×8	00H ~ 3FH
HT66F40	128×8	00H ~ 7FH
HT66F50/HT66F60	256×8	00H ~ FFH

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Bank 0, they can be directly accessed in the same was as any other Special Function Register. The EEC register however, being located in Bank1, cannot be directly addressed directly and can only be read from or written to indirectly using the MP1 Memory Pointer and Indirect Addressing Register, IAR1. Because the EEC control register is located at address 40H in Bank 1, the MP1 Memory Pointer must first be set to the value 40H and the Bank Pointer register, BP, set to the value, 01H, before any operations on the EEC register are executed.

• EEPROM Register List

• HT66F20

Nama	Bit									
Name	7	6	5	4	3	2	1	0		
EEA	_	_	_	D4	D3	D2	D1	D0		
EED	D7	D6	D5	D4	D3	D2	D1	D0		
EEC	_	_	_	_	WREN	WR	RDEN	RD		

• HT66F30

Nama		Bit						
Name	7	6	5	4	3	2	1	0
EEA	_	_	D5	D4	D3	D2	D1	D0
EED	D7	D6	D5	D4	D3	D2	D1	D0
EEC	_	_	_	_	WREN	WR	RDEN	RD

• HT66F40

Name				В	it			
Name	7	6	5	4	3	2	1	0
EEA		D6	D5	D4	D3	D2	D1	D0
EED	D7	D6	D5	D4	D3	D2	D1	D0
EEC	_	_	_	_	WREN	WR	RDEN	RD

Rev. 1.10 30 February 1, 2010



• HT66F50/HT66F60

Mana	Bit							
Name	7	6	5	4	3	2	1	0
EEA	D7	D6	D5	D4	D3	D2	D1	D0
EED	D7	D6	D5	D4	D3	D2	D1	D0
EEC	_	_	_	_	WREN	WR	RDEN	RD

• EEA Register

• HT66F20

Bit	7	6	5	4	3	2	1	0
Name	_	_		D4	D3	D2	D1	D0
R/W	_	_		R/W	R/W	R/W	R/W	R/W
POR	_	_	_	х	х	х	х	х

"x" unknown

Bit 7 ~ 5 Unimplemented, read as "0"

Bit 4 ~ 0 Data EEPROM address

Data EEPROM address bit 4 ~ bit 0

• HT66F30

Bit	7	6	5	4	3	2	1	0
Name	_	_	D5	D4	D3	D2	D1	D0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	х	х	х	х	х	х

"x" unknown

Bit 7 ~ 6 Unimplemented, read as "0"

Bit 5 ~ 0 Data EEPROM address

Data EEPROM address bit 5 ~ bit 0

• HT66F40

Bit	7	6	5	4	3	2	1	0
Name	_	D6	D5	D4	D3	D2	D1	D0
R/W	_	R/W						
POR	_	х	х	х	х	х	х	х

"x" unknown

Bit 7 Unimplemented, read as "0"

Bit 6 ~ 0 Data EEPROM address

Data EEPROM address bit 6 ~ bit 0

• HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

Bit 7 ~ 0 Data EEPROM address

Data EEPROM address bit 7 ~ bit 0

Rev. 1.10 31 February 1, 2010



EEC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	WREN	WR	RDEN	RD
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7 ~ 4 Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable 1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Bit 2 WR: EEPROM Write Control

0: Write cycle has finished1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 RDEN: Data EEPROM Read Enable

0: Disable 1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 RD: EEPROM Read Control

0: Read cycle has finished1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: The WREN, WR, RDEN and RD can not be set to "1" at the same time in one instruction. The WR and RD can not be set to "1" at the same time.

Reading Data from the EEPROM

To read data from the EEPROM, the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. The EEPROM address of the data to be read must then be placed in the EEA register. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Writing Data to the EEPROM

To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. The EEPROM address of the data to be written must then be placed in the EEA regis-

ter and the data placed in the EED register. If the WR bit in the EEC register is now set high, an internal write cycle will then be initiated. Setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Bank Pointer, BP, will be reset to zero, which means that Data Memory Bank 0 will be selected. As the EEPROM control register is located in Bank 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM write or read interrupt is generated when an EEPROM write or read cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM write cycle ends, the

DEF request flag and its associated multi-function interrupt request flag will both be set. If the global, EEPROM and Multi-function interrupts are enabled and the stack is not full, a jump to the associated Multi-function Interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. More details can be obtained in the Interrupt section.

Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Bank Pointer could be normally cleared to zero as this would inhibit access to Bank 1 where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

Programming Examples

• Reading data from the EEPROM - polling method

```
MOV A, EEPROM ADRES
                           ; user defined address
MOV EEA, A
MOV A, 040H
                           ; setup memory pointer MP1
MOV MP1, A
                          ; MP1 points to EEC register
MOV A, 01H
                           ; setup Bank Pointer
MOV BP, A
SET IAR1.1
                          ; set RDEN bit, enable read operations
                          ; start Read Cycle - set RD bit
SET IAR1.0
BACK:
    TAR1.0
                          ; check for read cycle end
SZ.
JMP BACK
CLR IAR1
                          ; disable EEPROM read/write
CLR BP
MOV A, EEDATA
                           ; move read data to register
MOV READ DATA, A
```

• Writing Data to the EEPROM - polling method

```
MOV A, EEPROM ADRES
                         ; user defined address
MOV EEA, A
MOV A, EEPROM DATA
                          ; user defined data
MOV EED, A
MOV A, 040H
                          ; setup memory pointer MP1
MOV MP1, A
                          ; MP1 points to EEC register
MOV A, 01H
                          ; setup Bank Pointer
MOV BP, A
SET TAR1.3
                          ; set WREN bit, enable write operations
SET IAR1.2
                          ; start Write Cycle - set WR bit
BACK:
SZ IAR1.2
                          ; check for write cycle end
JMP BACK
CLR TAR1
                          : disable EEPROM read/write
CLR BP
```

Rev. 1.10 33 February 1, 2010



Oscillator

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and registers.

Oscillator Overview


In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. All oscillator options are selected through the configuration options. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Freq.	Pins
External Crystal	HXT	400kHz~ 20MHz	OSC1/ OSC2
External RC ERC		8MHz	OSC1
Internal High Speed RC	HIRC	4, 8 or 12MHz	_
External Low Speed Crystal	I XT		XT1/ XT2
Internal Low Speed RC LIRC		32kHz	_

Oscillator Types

System Clock Configurations

There are five methods of generating the system clock, three high speed oscillators and two low speed oscillators. The high speed oscillators are the external crystal/ceramic oscillator, external RC network oscillator and the internal 4MHz, 8MHz or 12MHz RC oscillator. The two low speed oscillators are the internal 32kHz RC oscillator and the external 32.768kHz crystal oscillator. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the HLCLK bit and CKS2 ~ CKS0 bits in the SMOD register and as the system clock can be dynamically selected.



System Clock Configurations


Rev. 1.10 34 February 1, 2010



The actual source clock used for each of the high speed and low speed oscillators is chosen via configuration options. The frequency of the slow speed or high speed system clock is also determined using the HLCLK bit and CKS2 ~ CKS0 bits in the SMOD register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.

External Crystal/ Ceramic Oscillator - HXT

The External Crystal/ Ceramic System Oscillator is one of the high frequency oscillator choices, which is selected via configuration option. For most crystal oscillator configurations, the simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, without requiring external capacitors. However, for some crystal types and frequencies, to ensure oscillation, it may be necessary to add two small value capacitors, C1 and C2. Using a ceramic resonator will usually require two small value capacitors, C1 and C2, to be connected as shown for oscillation to occur. The values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification.



Note: 1. Rp is normally not required. C1 and C2 are required. 2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

Crystal/Resonator Oscillator – HXT


Crystal Oscillator C1 and C2 Values						
Crystal Frequency	C1	C2				
12MHz	0pF	0pF				
8MHz	0pF	0pF				
4MHz	0pF	0pF				
1MHz	100pF	100pF				
Note: C1 and C2 values are for guidance only.						

Crystal Recommended Capacitor Values

External RC Oscillator - ERC

Using the ERC oscillator only requires that a resistor, with a value between $56k\Omega$ and $2.4M\Omega$, is connected between OSC1 and VDD, and a capacitor is connected between OSC1 and ground, providing a low cost oscillator configuration. It is only the external resistor that de-

termines the oscillation frequency; the external capacitor has no influence over the frequency and is connected for stability purposes only. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a resistance/frequency reference point, it can be noted that with an external $120 k\Omega$ resistor connected and with a 5V voltage power supply and temperature of 25°C degrees, the oscillator will have a frequency of 8MHz within a tolerance of 2%. Here only the OSC1 pin is used, which is shared with I/O pin PB1, leaving pin PB2 free for use as a normal I/O pin.



External RC Oscillator - ERC

Internal RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of either 4MHz, 8MHz or 12MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a result, at a power supply of either 3V or 5V and at a temperature of 25°C degrees, the fixed oscillation frequency of 4MHz, 8MHz or 12MHz will have a tolerance within 2%. Note that if this internal system clock option is selected, as it requires no external pins for its operation, I/O pins PB1 and PB2 are free for use as normal I/O pins.

External 32.768kHz Crystal Oscillator - LXT

The External 32.768kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected via configuration option. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. During power-up there is a time delay associated with the LXT oscillator waiting for it to start-up.

Rev. 1.10 35 February 1, 2010




When the microcontroller enters the SLEEP or IDLE Mode, the system clock is switched off to stop microcontroller activity and to conserve power. However, in many microcontroller applications it may be necessary to keep the internal timers operational even when the microcontroller is in the SLEEP or IDLE Mode. To do this, another clock, independent of the system clock, must be provided.

However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. The external parallel feedback resistor, Rp, is required.

Some configuration options determine if the XT1/XT2 pins are used for the LXT oscillator or as I/O pins.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/O pins.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.



Note: 1. Rp, C1 and C2 are required.
2. Although not shown pins have a parasitic capacitance of around 7pF.

External LXT Oscillator

LXT Oscillator C1 and C2 Values					
Crystal Frequency C1 C2					
10pF	10pF				
	C1				

Note: 1. C1 and C2 values are for guidance only. 2. $R_P=5M\sim10M\Omega$ is recommended.

32.768kHz Crystal Recommended Capacitor Values

LXT Oscillator Low Power Function

The LXT oscillator can function in one of two modes, the Quick Start Mode and the Low Power Mode. The mode selection is executed using the LXTLP bit in the TBC register.

LXTLP Bit	LXT Mode
0	Quick Start
1	Low-power

After power on the LXTLP bit will be automatically cleared to zero ensuring that the LXT oscillator is in the Quick Start operating mode. In the Quick Start Mode the LXT oscillator will power up and stabilise quickly. However, after the LXT oscillator has fully powered up it can be placed into the Low-power mode by setting the LXTLP bit high. The oscillator will continue to run but with reduced current consumption, as the higher current consumption is only required during the LXT oscillator start-up. In power sensitive applications, such as battery applications, where power consumption must be kept to a minimum, it is therefore recommended that the application program sets the LXTLP bit high about 2 seconds after power-on.

It should be noted that, no matter what condition the LXTLP bit is set to, the LXT oscillator will always function normally, the only difference is that it will take more time to start up if in the Low-power mode.

Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is one of the low frequency oscillator choices, which is selected via configuration option. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a result, at a power supply of 5V and at a temperature of 25°C degrees, the fixed oscillation frequency of 32kHz will have a tolerance within 10%.

Supplementary Oscillators

The low speed oscillators, in addition to providing a system clock source are also used to provide a clock source to two other device functions. These are the Watchdog Timer and the Time Base Interrupts.

Rev. 1.10 36 February 1, 2010



Operating Modes and System Clocks


Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided these devices with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using configuration options and register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency, f_{H} , or low frequency, f_{L} , source, and is selected using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. The high speed system clock can be sourced from either an HXT, ERC or HIRC oscillator, selected via a configuration option. The low speed system clock source can be sourced from internal clock f_{L} . If f_{L} is selected then it can be sourced by either the LXT or LIRC oscillators, selected via a configuration option. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\text{H}}/2-f_{\text{H}}/64$.

There are two additional internal clocks for the peripheral circuits, the substitute clock, f_{SUB} , and the Time Base clock, f_{TBC} . Each of these internal clocks are sourced by either the LXT or LIRC oscillators, selected via configuration options. The f_{SUB} clock is used to provide a substitute clock for the microcontroller just after a wake-up has occurred to enable faster wake-up times.



System Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_L from f_H , the high speed oscillation will stop to conserve the power. Thus there is no $f_H \sim f_H/64$ for peripheral circuit to use.

Rev. 1.10 37 February 1, 2010



Together with $f_{\rm SYS}/4$ it is also used as one of the clock sources for the Watchdog timer. The $f_{\rm TBC}$ clock is used as a source for the Time Base interrupt functions and for the TMs.

System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special character-

istics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining four modes, the SLEEP0, SLEEP1, IDLE0 and IDLE1 Mode are used when the microcontroller CPU is switched off to conserve power.

On another Made	Description						
Operation Mode	CPU	f _{SYS}	f _{SUB}	fs	f _{TBC}		
NORMAL Mode	On	f _H ~ f _H /64	On	On	On		
SLOW Mode	On	f _L	On	On	On		
IDLE0 Mode	Off	Off	On	On/Off	On		
IDLE1 Mode	Off	On	On	On	On		
SLEEP0 Mode	Off	Off	Off	Off	Off		
SLEEP1 Mode	Off	Off	On	On	Off		

NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from one of the high speed oscillators, either the HXT, ERC or HIRC oscillators. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~LCKS0 and HLCLK bits in the SMOD register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from one of the low speed oscillators, either the LXT or the LIRC. Running the microcontroller in this mode allows it to run with much lower operating currents. In the SLOW Mode, the $f_{\rm H}$ is off.

SLEEP0 Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP0 mode the CPU will be stopped, and the f_{SUB} and f_{S} clocks will be stopped too, and the Watchdog Timer function is disabled. In this mode, the LVDEN is must set to "0". If the LVDEN is set to "1", it won't enter the SLEEP0 Mode.

SLEEP1 Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP1 mode the CPU will be stopped. However the f_{SUB} and f_{S} clocks will continue

to operate if the LVDEN is "1" or the Watchdog Timer function is enabled and if its clock source is chosen via configuration option to come from the f_{SUB}.

• IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the WDTC register is low. In the IDLE0 Mode the system oscillator will be inhibited from driving the CPU but some peripheral functions will remain operational such as the Watchdog Timer, TMs and SIM. In the IDLE0 Mode, the system oscillator will be stopped. In the IDLE0 Mode the Watchdog Timer clock, $f_{\rm S}$, will either be on or off depending upon the $f_{\rm S}$ clock source. If the source is $f_{\rm SYS}/4$ then the $f_{\rm S}$ clock will be off, and if the source comes from $f_{\rm SUB}$ then $f_{\rm S}$ will be on.

• IDLE1 Mode

The IDLE1 Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the WDTC register is high. In the IDLE1 Mode the system oscillator will be inhibited from driving the CPU but may continue to provide a clock source to keep some peripheral functions operational such as the Watchdog Timer, TMs and SIM. In the IDLE1 Mode, the system oscillator will continue to run, and this system oscillator may be high speed or low speed system oscillator. In the IDLE1 Mode the Watchdog Timer clock, $f_{\rm S}$, will be on. If the source is $f_{\rm SYS}/4$ then the $f_{\rm S}$ clock will be on, and if the source comes from $f_{\rm SUB}$ then $f_{\rm S}$ will be on.

Rev. 1.10 38 February 1, 2010

Control Register

A single register, SMOD, is used for overall control of the internal clocks within the device.

SMOD Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	FSTEN	LTO	HTO	IDLEN	HLCLK
R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W
POR	0	0	0	0	0	0	1	1

Bit 7~5 CKS2~CKS0: The system clock selection when HLCLK is "0"

000: f_L (f_{LXT} or f_{LIRC})

001: f_L (f_{LXT} or f_{LIRC})

010: f_H/64

011: f_H/32

100: f_H/16

101: f_H/8

110: f_H/4

111: f_H/2

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source, which can be either the LXT or LIRC, a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4 **FSTEN**: Fast Wake-up Control (only for HXT)

0: Disable

1: Enable

This is the Fast Wake-up Control bit which determines if the f_{SUB} clock source is initially used after the device wakes up. When the bit is high, the f_{SUB} clock source can be used as a temporary system clock to provide a faster wake up time as the f_{SUB} clock is available.

Bit 3 LTO: Low speed system oscillator ready flag

0: Not ready

1: Ready

This is the low speed system oscillator ready flag which indicates when the low speed system oscillator is stable after power on reset or a wake-up has occurred. The flag will be low when in the SLEEP0 Mode but after a wake-up has occurred, the flag will change to a high level after 1024 clock cycles if the LXT oscillator is used and 1~2 clock cycles if the LIRC oscillator is used.

Bit 2 **HTO**: High speed system oscillator ready flag

0: Not ready

1: Ready

This is the high speed system oscillator ready flag which indicates when the high speed system oscillator is stable. This flag is cleared to "0" by hardware when the device is powered on and then changes to a high level after the high speed system oscillator is stable. Therefore this flag will always be read as "1" by the application program after device power-on. The flag will be low when in the SLEEP or IDLEO Mode but after a wake-up has occurred, the flag will change to a high level after 1024 clock cycles if the HXT oscillator is used and after 15~16 clock cycles if the ERC or HIRC oscillator is used.

Bit 1 IDLEN: IDLE Mode control

0: Disable

1: Enable

This is the IDLE Mode Control bit and determines what happens when the HALT instruction is executed. If this bit is high, when a HALT instruction is executed the device will enter the IDLE Mode. In the IDLE1 Mode the CPU will stop running but the system clock will continue to keep the peripheral functions operational, if FSYSON bit is high. If FSYSON bit is low, the CPU and the system clock will all stop in IDLE0 mode. If the bit is low the device will enter the SLEEP Mode when a HALT instruction is executed.

Bit 0 **HLCLK**: system clock selection

0: $f_H/2 \sim f_H/64$ or f_L

1: f_H

This bit is used to select if the f_H clock or the $f_H/2 \sim f_H/64$ or f_L clock is used as the system clock. When the bit is high the f_H clock will be selected and if low the $f_H/2 \sim f_H/64$ or f_L clock will be selected. When system clock switches from the f_H clock to the f_L clock and the f_H clock will be automatically switched off to conserve power.

Rev. 1.10 39 February 1, 2010



Fast Wake-up

To minimise power consumption the device can enter the SLEEP or IDLE0 Mode, where the system clock source to the device will be stopped. However when the device is woken up again, it can take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume. To ensure the device is up and running as fast as possible a Fast Wake-up function is provided, which allows f_{SUB}, namely either the LXT or LIRC oscillator, to act as a temporary clock to first drive the system until the original system oscillator has stabilised. As the clock source for the Fast Wake-up function is f_{SUB}, the Fast Wake-up function is only available in the SLEEP1 and IDLE0 modes. When the device is woken up from the SLEEP0 mode, the Fast Wake-up function has no effect because the f_{SUB} clock is stopped. The Fast Wake-up enable/disable function is controlled using the FSTEN bit in the SMOD register.


If the HXT oscillator is selected as the NORMAL Mode system clock, and if the Fast Wake-up function is enabled, then it will take one to two t_{SUB} clock cycles of the LIRC or LXT oscillator for the system to wake-up. The system will then initially run under the f_{SUB} clock source until 1024 HXT clock cycles have elapsed, at which point the HTO flag will switch high and the system will switch over to operating from the HXT oscillator.

If the ERC or HIRC oscillators or LIRC oscillator is used as the system oscillator then it will take 15~16 clock cycles of the ERC or HIRC or 1~2 cycles of the LIRC to wake up the system from the SLEEP or IDLE0 Mode. The Fast Wake-up bit, FSTEN will have no effect in these cases.

System Oscillator	FSTEN Bit	Wake-up Time (SLEEP0 Mode)	Wake-up Time (SLEEP1 Mode)	Wake-up Time (IDLE0 Mode)	Wake-up Time (IDLE1 Mode)
	0	1024 HXT cycles	1024 HXT cycles		1~2 HXT cycles
НХТ	1	1024 HXT cycles	1~2 f _{SUB} cycles (System runs with f _{SUB} first for 1024 HXT cycles and then switches over to run with the HXT clock)		1~2 HXT cycles
ERC	Х	15~16 ERC cycles	15~16 ERC cycles		1~2 ERC cycles
HIRC	Х	15~16 HIRC cycles	15~16 HIRC cycles		1~2 HIRC cycles
LIRC	X	1~2 LIRC cycles	1~2 LIRC cycles		1~2 LIRC cycles
LXT	Х	1024 LTX cycles	1024 LXT cycles		1~2 LXT cycles

Wake-Up Times

Note that if the Watchdog Timer is disabled, which means that the LXT and LIRC are all both off, then there will be no Fast Wake-up function available when the device wakes-up from the SLEEP0 Mode.



Rev. 1.10 40 February 1, 2010



Operating Mode Switching and Wake-up

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the HLCLK bit and CKS2~CKS0 bits in the SMOD register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the IDLEN bit in the SMOD register and FSYSON in the WDTC register.


When the HLCLK bit switches to a low level, which implies that clock source is switched from the high speed clock source, f_H , to the clock source, $f_H/2\sim f_H/64$ or f_L . If the clock is from the f_L , the high speed clock source will stop running to conserve power. When this happens it must be noted that the $f_H/16$ and $f_H/64$ internal clock

sources will also stop running, which may affect the operation of other internal functions such as the TMs and the SIM. The accompanying flowchart shows what happens when the device moves between the various operating modes.


NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the HLCLK bit to "0" and set the CKS2~CKS0 bits to "000" or "001" in the SMOD register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption

The SLOW Mode is sourced from the LXT or the LIRC oscillators and therefore requires these oscillators to be stable before full mode switching occurs. This is monitored using the LTO bit in the SMOD register.



Rev. 1.10 41 February 1, 2010



SLOW Mode to NORMAL Mode Switching

In SLOW Mode the system uses either the LXT or LIRC low speed system oscillator. To switch back to the NORMAL Mode, where the high speed system oscillator is used, the HLCLK bit should be set to "1" or HLCLK bit is "0", but CKS2~CKS0 is set to "010", "011", "100", "101", "110" or "111". As a certain amount of time will be required for the high frequency clock to stabilise, the status of the HTO bit is checked. The amount of time required for high speed system oscillator stabilization depends upon which high speed system oscillator type is used.

Entering the SLEEP0 Mode

There is only one way for the device to enter the SLEEP0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT and LVD both off. When this instruction is executed under the conditions described above, the following will occur:

- The system clock, WDT clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and stopped no matter if the WDT clock source originates from the f_{SUB} clock or from the system clock.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Rev. 1.10 42 February 1, 2010



Entering the SLEEP1 Mode

There is only one way for the device to enter the SLEEP1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT or LVD on. When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction, but the WDT or LVD will remain with the clock source coming from the f_{SUB} clock.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the f_{SUB} clock as the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in WDTC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction, but the Time Base clock and f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the f_{SUB} clock and the WDT is enabled. The WDT will stop if its clock source originates from the system clock.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in WDTC register equal to "1". When this instruction is executed under the with conditions described above, the following will occur:

- The system clock and Time Base clock and f_{SUB} clock will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT is enabled regardless of the WDT clock source which originates from the f_{SUB} clock or from the system clock.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to devices which have different package types, as there may be unbonbed pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the configuration options have enabled the LXT or LIRC oscillator.

In the IDLE1 Mode the system oscillator is on, if the system oscillator is from the high speed system oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps

Rev. 1.10 43 February 1, 2010



Wake-up

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- · An external reset
- · An external falling edge on Port A
- · A system interrupt
- A WDT overflow

If the system is woken up by an external reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port Apin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Programming Considerations

The HXT and LXT oscillators both use the same SST counter. For example, if the system is woken up from the SLEEP0 Mode and both the HXT and LXT oscillators need to start-up from an off state. The LXT oscillator uses the SST counter after HXT oscillator has finished its SST period.

- If the device is woken up from the SLEEP0 Mode to the NORMAL Mode, the high speed system oscillator needs an SST period. The device will execute first instruction after HTO is "1". At this time, the LXT oscillator may not be stability if f_{SUB} is from LXT oscillator. The same situation occurs in the power-on state. The LXT oscillator is not ready yet when the first instruction is executed.
- If the device is woken up from the SLEEP1 Mode to NORMAL Mode, and the system clock source is from HXT oscillator and FSTEN is "1", the system clock can be switched to the LXT or LIRC oscillator after wake up.
- There are peripheral functions, such as WDT, TMs and SIM, for which the f_{SYS} is used. If the system clock source is switched from f_H to f_L, the clock source to the peripheral functions mentioned above will change accordingly.
- The on/off condition of f_{SUB} and f_S depends upon whether the WDT is enabled or disabled as the WDT clock source is selected from f_{SUB}.

Rev. 1.10 44 February 1, 2010



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_S , which is in turn supplied by one of two sources selected by configuration option: f_{SUB} or f_{SYS}/4. The f_{SUB} clock can be sourced from either the LXT or LIRC oscillators, again chosen via a configuration option. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{15} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register. The LIRC internal oscillator has an approximate period of 32kHz at a supply voltage of 5V.

However, it should be noted that this specified internal clock period can vary with VDD, temperature and process variations. The LXT oscillator is supplied by an external 32.768kHz crystal. The other Watchdog Timer clock source option is the f_{SYS}/4 clock. The Watchdog Timer clock source can originate from its own internal LIRC oscillator, the LXT oscillator or f_{SYS}/4. It is divided by a value of 28 to 215, using the WS2~WS0 bits in the WDTC register to obtain the required Watchdog Timer time-out period.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable operation. This register together with several configuration options control the overall operation of the Watchdog Timer.

WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	WS2	WS1	WS0	WDTEN3	WDTEN2	WDTEN1	WDTEN0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	1	1	1	0	1	0

Bit 7 FSYSON: f_{SYS} Control in IDLE Mode

0: Disable 1: Enable

Bit 6 ~ 4 WS2, WS1, WS0: WDT time-out period selection

> 000: 256/f_S 001: 512/f_S 010: 1024/fs 011: 2048/f_S 100: 4096/fs 101: 8192/fs 110: 16384/f_S 111: 32768/f_S

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn

determines the timeout period.

Bit 3 ~ 0 WDTEN3, WDTEN2, WDTEN1, WDTEN0: WDT Software Control

1010: Disable Other: Enable

Rev. 1.10 45 February 1, 2010



Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unkown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. Some of the Watchdog Timer options, such as enable/disable, clock source selection and clear instruction type are selected using configuration options. In addition to a configuration option to enable/disable the Watchdog Timer, there are also four bits, WDTEN3~WDTEN0, in the WDTC register to offer an additional enable/disable control of the Watchdog Timer. To disable the Watchdog Timer, as well as the configuration option being set to disable, the WDTEN3~WDTEN0 bits must also be set to a specific value of "1010". Any other values for these bits will keep the Watchdog Timer enabled, irrespective of the configuration enable/disable setting. After power on these bits will have the value of 1010. If the Watchdog Timer is used it is recommended that they are set to a value of 0101 for maximum noise immunity. Note that if the Watchdog Timer has been disabled, then any instruction relating to its operation will result in no operation.

WDT Configuration Option	WDTEN3~ WDTEN0 Bits	WDT
WDT Enable	xxxx	Enable
WDT Disable	Except 1010	Enable
WDT Disable	1010	Disable


Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status

bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is an external hardware reset, which means a low level on the RES pin, the second is using the Watchdog Timer software clear instructions and the third is via a HALT instruction.

There are two methods of using software instructions to clear the Watchdog Timer, one of which must be chosen by configuration option. The first option is to use the single "CLR WDT" instruction while the second is to use the two commands "CLR WDT1" and "CLR WDT2". For the first option, a simple execution of "CLR WDT" will clear the WDT while for the second option, both "CLR WDT1" and "CLR WDT2" must both be executed alternately to successfully clear the Watchdog Timer. Note that for this second option, if "CLR WDT1" is used to clear the Watchdog Timer, successive executions of this instruction will have no effect, only the execution of a "CLR WDT2" instruction will clear the Watchdog Timer. Similarly after the "CLR WDT2" instruction has been executed, only a successive "CLR WDT1" instruction can clear the Watchdog Timer.

The maximum time out period is when the 2^{16} division ratio is selected. As an example, with a 32.768kHz LXT oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the 2^{16} division ratio, and a minimum timeout of 7.8ms for the 2^{8} division ration. If the $f_{\rm SYS}/4$ clock is used as the Watchdog Timer clock source, it should be noted that when the system enters the SLEEP or IDLE0 Mode, then the instruction clock is stopped and the Watchdog Timer may lose its protecting purposes. For systems that operate in noisy environments, using the $f_{\rm SUB}$ clock source is strongly recommended.



Watchdog Timer

Rev. 1.10 46 February 1, 2010



Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset condition when the microcontroller is running. One example of this is where after power has been applied and the microcontroller is already running, the RES line is forcefully pulled low. In such a case, known as a normal operation reset, some of the microcontroller registers remain unchanged allowing the microcontroller to proceed with normal operation after the reset line is allowed to return high.


Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup. Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, similar to the $\overline{\text{RES}}$ reset is implemented in situations where the power supply voltage falls below a certain threshold.

Reset Functions

There are five ways in which a microcontroller reset can occur, through events occurring both internally and externally:

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Note: $t_{\mbox{\scriptsize RSTD}}$ is power-on delay, typical time=100ms


Power-On Reset Timing Chart

• RES Pin

As the reset pin is shared with PB.0, the reset function must be selected using a configuration option. Although the microcontroller has an internal RC reset function, if the VDD power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the RES pin, whose additional time delay will ensure that the RES pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the microcontroller will be inhibited. After the RES line reaches a certain voltage value, the reset delay time t_{RSTD} is invoked to provide an extra delay time after which the microcontroller will begin normal operation. The abbreviation SST in the figures stands for System Start-up Timer.

For most applications a resistor connected between VDD and the \overline{RES} pin and a capacitor connected between VSS and the \overline{RES} pin will provide a suitable external reset circuit. Any wiring connected to the \overline{RES} pin should be kept as short as possible to minimise any stray noise interference.

For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.



Note: "*" It is recommended that this component is added for added ESD protection

"**" It is recommended that this component is added in environments where power line noise is significant

External RES Circuit

More information regarding external reset circuits is located in Application Note HA0075E on the Holtek website.

Rev. 1.10 47 February 1, 2010

Pulling the RES Pin low using external hardware will also execute a device reset. In this case, as in the case of other resets, the Program Counter will reset to zero and program execution initiated from this point.




Note: t_{RSTD} is power-on delay, typical time=100ms

RES Reset Timing Chart

• Low Voltage Reset - LVR


The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device, which is selected via a configuration option. If the supply voltage of the device drops to within a range of $0.9V{\sim}V_{\rm LVR}$ such as might occur when changing the battery, the LVR will automatically reset the device internally. The LVR includes the following specifications: For a valid LVR signal, a low voltage, i.e., a voltage in the range between $0.9V{\sim}V_{\rm LVR}$ must exist for greater than the value $t_{\rm LVR}$ specified in the A.C. characteristics. If the low voltage state does not exceed $t_{\rm LVR}$, the LVR will ignore it and will not perform a reset function. One of a range of specified voltage values for $V_{\rm LVR}$ can be selected using configuration options.



Note: t_{RSTD} is power-on delay, typical time=100ms

Low Voltage Reset Timing Chart

Watchdog Time-out Reset during Normal Operation
The Watchdog time-out Reset during normal operation is the same as a hardware RES pin reset except
that the Watchdog time-out flag TO will be set to "1".




Note: t_{RSTD} is power-on delay, typical time=100ms

WDT Time-out Reset during Normal Operation Timing Chart

 Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the



WDT Time-out Reset during SLEEP or IDLE Timing Chart

Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for t_{SST} details.

Note: The t_{SST} is 15~16 clock cycles if the system clock source is provided by ERC or HIRC. The t_{SST} is 1024 clock for HXT or LXT. The t_{SST} is 1~2 clock for LIRC.

Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	RES or LVR reset during NORMAL or SLOW Mode operation
1	u	WDT time-out reset during NORMAL or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Clear after reset, WDT begins counting
Timer/Event Counter	Timer Counter will be turned off
Input/Output Ports	I/O ports will be setup as inputs, and AN0~AN11 in as A/D input pin.
Stack Pointer	Stack Pointer will point to the top of the stack

Rev. 1.10 48 February 1, 2010

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

• HT66F20 Register

Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out
MP0	,	-xxx xxxx	-xxx xxxx	(IDLE) - uuu uuuu
MP1	- x x x x x x x x - x x x x x x x x x x	-xxx xxxx	-xxx xxxx	- u u u u u u
BP	0	0	0	
ACC	-			u
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx		uuuu uuuu	
TBLH		uu uuuu		
TBHP	xx xxxx		uu uuuu 	uu uuuu
	x x	u u	uu	u u
STATUS	00 xxxx	u u u u u u	1u uuuu	11 uuuu
SMOD	00000011	00000011	00000011	uuuu uuuu
LVDC	00-000	00-000	00-000	uu -uuu
INTEG	0 0 0 0	0 0 0 0	0 0 0 0	u u u u
WDTC	0111 1010	01111010	01111010	uuuu uuuu
TBC	0011 0111	00110111	00110111	uuuu uuuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI0	0000	0000	0000	u u u u
MFI1	0000	0000	0000	uuuu
MFI2	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAPU	0000 0000	0000 0000	00000000	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBPU	00 0000	00 0000	00 0000	uu uuuu
РВ	11 1111	11 1111	11 1111	uu uuuu
PBC	11 1111	11 1111	11 1111	uu uuuu
PCPU	0000	0000	0000	u u u u
PC	1111	1111	1111	uuuu
PCC	1111	1111	1111	u u u u
ADRL (ADREF=0)	x x x x	x x x x	x x x x	u u u u
ADRL (ADREF=1)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH(ADREF=0)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu

Rev. 1.10 49 February 1, 2010



Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
ADRH (ADREF=1)	x x x x	x x x x	x x x x	u u u u
ADCR0	0110 -000	0110 -000	0110 -000	uuu- uuuu
ADCR1	00-0 -000	00-0 -000	00-0 -000	u u – u – u u u
ACERL	1111 1111	1111 1111	1111 1111	uuuu uuuu
CP0C	1000 01	1000 01	1000 01	u u u u u – – u
CP1C	1000 01	1000 01	1000 01	uuuu uu
SIMC0	1110 000-	1110 000-	1110 000-	uuuu uuu-
SIMC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0DH	0 0	0 0	0 0	u u
TM0AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0AH	0 0	0 0	0 0	u u
EEA	x xxxx	x xxxx	x xxxx	0 0000
EED	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
EEC	0000	0000	0000	uuuu
TMPC0	011	011	011	uuu
TM1C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DH	0 0	0 0	0 0	u u
TM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1AH	0 0	0 0	0 0	u u
SCOMC	0000 0000	0000 0000	0000 0000	uuuu uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented

Rev. 1.10 50 February 1, 2010

• HT66F30 Register

Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
MP0	-xxx xxxx	-xxx xxxx	- x x x x x x x	-uuu uuuu
MP1	- x x x x x x x	- x x x x x x x	- x x x x x x x	- u u u u u u
ВР	0 0	00	0 0	u u
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu
ТВНР	x x x	u u u	u u u	u u u
STATUS	00 xxxx	u u u u u u	1u uuuu	11 uuuu
SMOD	00000011	00000011	00000011	uuuu uuuu
LVDC	00-000	00-000	00-000	uu -uuu
INTEG	0000	0000	0000	u u u u
WDTC	01111010	01111010	01111010	uuuu uuuu
TBC	00110111	00110111	00110111	uuuu uuuu
INTC0	-000 0000	-000 0000	-000 0000	- u u u u u u
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI0	0000	0000	0000	uuuu
MFI1	-000-000	-000-000	-000-000	- u u u - u u u
MFI2	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBPU	00 0000	00 0000	00 0000	uu uuuu
РВ	11 1111	11 1111	11 1111	uu uuuu
PBC	11 1111	11 1111	11 1111	uu uuuu
PCPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	uuuu uuuu
ADRL (ADREF=0)	x x x x	x x x x	x x x x	uuuu
ADRL (ADREF=1)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH(ADREF=0)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH (ADREF=1)	x x x x	xxxx	x x x x	uuuu
ADCR0	0110 -000	0110 -000	0110 -000	uuuu –uuu
ADCR1	00-0 -000	00-0 -000	00-0 -000	uu-u -uuu
ACERL	1111 1111	1111 1111	1111 1111	uuuu uuuu
CP0C	1000 01	1000 01	1000 0 1	u u u u u – – u

Rev. 1.10 51 February 1, 2010



Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
CP1C	1000 01	1000 01	1000 01	u u u u u – – u
SIMC0	1110 000-	1110 000-	1110 000-	uuuu uuu-
SIMC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0DH	0 0	0 0	0 0	u u
TM0AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0AH	0 0	0 0	0 0	u u
EEA	xx xxxx	xx xxxx	xx xxxx	uu uuuu
EED	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
EEC	0000	0000	0000	uuuu
TMPC0	1-0101	1-0101	1-0101	u – u u – – u u
PRM0	000	000	000	u u u
TM1C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DH	00	0 0	00	u u
TM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1AH	00	00	00	u u
TM1BL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1BH	0 0	0 0	0 0	u u
SCOMC	0000 0000	0000 0000	0000 0000	uuuu uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented

Rev. 1.10 52 February 1, 2010

• HT66F40 Register

Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
MP0	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
MP1	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
BP	0	0	0	u
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	- x x x x x x x	-uuu uuuu	-uuu uuuu	-uuu uuuu
ТВНР	x x x x	u u u u	u u u u	uuuu
STATUS	00 xxxx	uu uuuu	1u uuuu	11 uuuu
SMOD	00000011	00000011	00000011	uuuu uuuu
LVDC	00-000	00-000	00-000	uu -uuu
INTEG	0000	0000	0 0 0 0	uuuu
WDTC	01111010	01111010	01111010	uuuu uuuu
TBC	00110111	00110111	00110111	uuuu uuuu
INTC0	-000 0000	-000 0000	-000 0000	- u u u u u u
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI1	-000-000	-000-000	-000-000	- u u u - u u u
MFI2	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAPU	0000 0000	0000 0000	00000000	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
РВ	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PD	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PE	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PFPU	0 0	0 0	0 0	u u
PF	11	11	11	u u
PFC	11	11	11	u u
ADRL (ADREF=0)	x x x x	x x x x	x x x x	u u u u
ADRL (ADREF=1)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH(ADREF=0)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH (ADREF=1)	xxxx	x x x x	x x x x	uuuu

Rev. 1.10 53 February 1, 2010

Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
ADCR0	0110 -000	0110 -000	0110 -000	uuuu –uuu
ADCR1	00-0 -000	00-0 -000	00-0 -000	u u – u – u u u
ACERL	1111 1111	1111 1111	1111 1111	uuuu uuuu
CP0C	1000 01	1000 01	1000 01	uuuu uu
CP1C	1000 01	1000 01	1000 01	uuuu uu
SIMC0	1110 000-	1110 000-	1110 000-	uuuu uuu-
SIMC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0DH	00	0 0	0 0	u u
TM0AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0AH	0 0	0 0	0 0	u u
EEA	-xxx xxxx	-xxx xxxx	- x x x x x x x	-uuu uuuu
EED	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
EEC	0000	0000	0000	uuuu
TMPC0	100101	100101	100101	uuuuuu
TMPC1	0 1	0 1	0 1	u u
PRM0	-0-0 0000	-0-0 0000	-0-0 0000	- u - u uuuu
PRM1	000-0000	000-0000	000-0000	uuu- uuuu
PRM2	00 0000	00 0000	00 0000	uu uuuu
TM1C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DH	0 0	00	0 0	u u
TM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1AH	0 0	00	0 0	u u
TM1BL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1BH	0 0	0 0	0 0	u u
TM2C0	0000 0	0000 0	0000 0	uuuu u
TM2C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2AH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2RP	0000 0000	0000 0000	0000 0000	uuuu uuuu
SCOMC	0000 0000	0000 0000	0000 0000	uuuu uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented

Rev. 1.10 54 February 1, 2010

• HT66F50 Register

Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
MP0	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
MP1	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ВР	0 0	00	0 0	u u
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
ТВНР	x xxxx	u uuuu	u uuuu	u uuuu
STATUS	00 xxxx	u u u u u u	1u uuuu	11 uuuu
SMOD	00000011	00000011	00000011	uuuu uuuu
LVDC	00-000	00-000	00-000	uu -uuu
INTEG	0000	0000	0000	uuuu
WDTC	01111010	01111010	01111010	uuuu uuuu
ТВС	00110111	00110111	00110111	uuuu uuuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI1	-000-000	-000-000	-000-000	- u u u - u u u
MFI2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI3	0000	0000	0000	uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAPU	0000 0000	0000 0000	00000000	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
РВ	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PD	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PE	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PFPU	0 0	0 0	0 0	u u

Rev. 1.10 55 February 1, 2010

Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
PF	11	11	11	u u
PFC	11	11	11	u u
ADRL (ADREF=0)	x x x x	x x x x	x x x x	u u u u
ADRL (ADREF=1)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH(ADREF=0)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH (ADREF=1)	x x x x	x x x x	x x x x	uuuu
ADCR0	0110 -000	0110 -000	0110 -000	uuuu –uuu
ADCR1	00-0 -000	00-0 -000	00-0 -000	u u – u – u u u
ACERL	1111 1111	1111 1111	1111 1111	uuuu uuuu
CP0C	1000 01	1000 01	1000 01	u u u u u – – u
CP1C	1000 01	1000 01	1000 01	uuuu uu
SIMC0	1110 000-	1110 000-	1110 000-	uuuu uuu-
SIMC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0DH	0 0	0 0	0 0	u u
TM0AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0AH	0 0	0 0	0 0	u u
EEA	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
EED	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
EEC	0000	0000	0000	u u u u
TMPC0	100101	100101	100101	u u u u u u
TMPC1	0101	0101	0101	u u u u
PRM0	$-0-0\ 0\ 0\ 0\ 0$	$-0-0\ 0\ 0\ 0\ 0$	-0-0 0000	- u - u uuuu
PRM1	000-0000	000-0000	000-0000	uuu- uuuu
PRM2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DH	0 0	0 0	00	u u
TM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1AH	0 0	0 0	0 0	u u
TM1BL	0000 0000	0000 0000	0000 0000	uuuu uuuu
ТМ1ВН	0 0	0 0	0 0	u u

Rev. 1.10 56 February 1, 2010



Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
TM2C0	0000 0	0000 0	0000 0	u u u u u
TM2C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2AH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2RP	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM3C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM3C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM3DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM3DH	0 0	0 0	0 0	u u
TM3AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
ТМЗАН	0 0	00	00	u u
SCOMC	0000 0000	0000 0000	0000 0000	uuuu uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented

Rev. 1.10 57 February 1, 2010

• HT66F60 Register

Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
MP0	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
MP1	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
BP	0000	0000	0000	uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
ТВНР	xx xxxx	uu uuuu	uu uuuu	uu uuuu
STATUS	00 xxxx	uu uuuu	1u uuuu	_ _ 11 uuuu
SMOD	00000011	00000011	00000011	uuuu uuuu
LVDC	00-000	00-000	00-000	uu -uuu
INTEG	0000 0000	0000 0000	0000 0000	uuuu uuuu
WDTC	01111010	0111 1010	01111010	uuuu uuuu
TBC	00110111	00110111	00110111	uuuu uuuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC3	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI1	-000-000	-000-000	-000-000	- u u u - u u u
MFI2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI3	0000	0000	0000	uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAPU	0000 0000	0000 0000	00000000	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
РВ	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PD	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PE	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PFPU	0000 0000	0000 0000	0000 0000	uuuu uuuu

Rev. 1.10 58 February 1, 2010



Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
PF	1111 1111	1111 1111	1111 1111	uuuu uuuu
PFC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PGPU	0 0	0000 0000	0000 0000	uuuu uuuu
PG	11	11	11	u u
PGC	11	11	11	u u
ADRL (ADREF=0)	x x x x	x x x x	x x x x	u u u u
ADRL (ADREF=1)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH(ADREF=0)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH (ADREF=1)	x x x x	x x x x	x x x x	u u u u
ADCR0	0110 0000	0110 0000	0110 0000	uuuu uuuu
ADCR1	$0\ 0-0\ -0\ 0\ 0$	00-0 -000	00-0 -000	u u – u – u u u
ACERL	1111 1111	1111 1111	1111 1111	uuuu uuuu
ACERH	1111	1111	1111	u u u u
CP0C	1000 01	1000 01	1000 01	uuuu uu
CP1C	1000 01	1000 01	1000 01	uuuu uu
SIMC0	1110 000-	1110 000-	1110 000-	uuuu uuu-
SIMC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0DH	0 0	0 0	0 0	u u
TM0AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0AH	0 0	0 0	0 0	u u
EEA	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
EED	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
EEC	0000	0000	0000	u u u u
TMPC0	100101	100101	100101	u u u u u u
TMPC1	0101	0101	0101	uuuu
PRM0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PRM1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PRM2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DH	0 0	0 0	0 0	u u
TM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu



Register	Reset (Power-on)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)	
TM1AH	0 0	0 0	0 0	u u	
TM1BL	0000 0000	0000 0000	0000 0000	uuuu uuuu	
TM1BH	0 0	0 0	0 0	u u	
TM2C0	0000 0	0000 0	0000 0	u u u u u	
TM2C1	0000 0000	0000 0000	0000 0000	uuuu uuuu	
TM2DL	0000 0000	0000 0000	0000 0000	uuuu uuuu	
TM2DH	0000 0000	0000 0000	0000 0000	uuuu uuuu	
TM2AL	0000 0000	0000 0000	0000 0000	uuuu uuuu	
TM2AH	0000 0000	0000 0000	0000 0000	uuuu uuuu	
TM2RP	0000 0000	0000 0000	0000 0000	uuuu uuuu	
TM3C0	0000 0000	0000 0000	0000 0000	uuuu uuuu	
TM3C1	0000 0000	0000 0000	0000 0000	uuuu uuuu	
TM3DL	0000 0000	0000 0000	0000 0000	uuuu uuuu	
TM3DH	0 0	0 0	0 0	u u	
TM3AL	0000 0000	0000 0000	0000 0000	uuuu uuuu	
ТМЗАН	00	00	0 0	u u	
SCOMC	0000 0000	0000 0000	0000 0000	uuuu uuuu	

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented

Rev. 1.10 60 February 1, 2010

Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PG. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

• I/O Register List

• HT66F20

Register	Bit								
Name	7	6	5	4	3	2	1	0	
PAWU	D7	D6	D5	D4	D3	D2	D1	D0	
PAPU	D7	D6	D5	D4	D3	D2	D1	D0	
PA	D7	D6	D5	D4	D3	D2	D1	D0	
PAC	D7	D6	D5	D4	D3	D2	D1	D0	
PBPU	_	_	D5	D4	D3	D2	D1	D0	
РВ	_	_	D5	D4	D3	D2	D1	D0	
PBC	_	_	D5	D4	D3	D2	D1	D0	
PCPU	_	_	_	_	D3	D2	D1	D0	
PC	_	_	_	_	D3	D2	D1	D0	
PCC	_	_	_	_	D3	D2	D1	D0	

• HT66F30

Register	Bit								
Name	7	6	5	4	3	2	1	0	
PAWU	D7	D6	D5	D4	D3	D2	D1	D0	
PAPU	D7	D6	D5	D4	D3	D2	D1	D0	
PA	D7	D6	D5	D4	D3	D2	D1	D0	
PAC	D7	D6	D5	D4	D3	D2	D1	D0	
PBPU	_	_	D5	D4	D3	D2	D1	D0	
РВ	_	_	D5	D4	D3	D2	D1	D0	
PBC	_	_	D5	D4	D3	D2	D1	D0	
PCPU	D7	D6	D5	D4	D3	D2	D1	D0	
PC	D7	D6	D5	D4	D3	D2	D1	D0	
PCC	D7	D6	D5	D4	D3	D2	D1	D0	

Rev. 1.10 61 February 1, 2010



• HT66F40/HT66F50

Register				В	it			
Name	7	6	5	4	3	2	1	0
PAWU	D7	D6	D5	D4	D3	D2	D1	D0
PAPU	D7	D6	D5	D4	D3	D2	D1	D0
PA	D7	D6	D5	D4	D3	D2	D1	D0
PAC	D7	D6	D5	D4	D3	D2	D1	D0
PBPU	D7	D6	D5	D4	D3	D2	D1	D0
PB	D7	D6	D5	D4	D3	D2	D1	D0
PBC	D7	D6	D5	D4	D3	D2	D1	D0
PCPU	D7	D6	D5	D4	D3	D2	D1	D0
PC	D7	D6	D5	D4	D3	D2	D1	D0
PCC	D7	D6	D5	D4	D3	D2	D1	D0
PDPU	D7	D6	D5	D4	D3	D2	D1	D0
PD	D7	D6	D5	D4	D3	D2	D1	D0
PDC	D7	D6	D5	D4	D3	D2	D1	D0
PEPU	D7	D6	D5	D4	D3	D2	D1	D0
PE	D7	D6	D5	D4	D3	D2	D1	D0
PEC	D7	D6	D5	D4	D3	D2	D1	D0
PFPU	_	_	_	_	_	_	D1	D0
PF	_	_	_	_	_	_	D1	D0
PFC	_	_	_	_	_	_	D1	D0

Rev. 1.10 62 February 1, 2010



• HT66F60

Register				В	it			
Name	7	6	5	4	3	2	1	0
PAWU	D7	D6	D5	D4	D3	D2	D1	D0
PAPU	D7	D6	D5	D4	D3	D2	D1	D0
PA	D7	D6	D5	D4	D3	D2	D1	D0
PAC	D7	D6	D5	D4	D3	D2	D1	D0
PBPU	D7	D6	D5	D4	D3	D2	D1	D0
РВ	D7	D6	D5	D4	D3	D2	D1	D0
PBC	D7	D6	D5	D4	D3	D2	D1	D0
PCPU	D7	D6	D5	D4	D3	D2	D1	D0
PC	D7	D6	D5	D4	D3	D2	D1	D0
PCC	D7	D6	D5	D4	D3	D2	D1	D0
PDPU	D7	D6	D5	D4	D3	D2	D1	D0
PD	D7	D6	D5	D4	D3	D2	D1	D0
PDC	D7	D6	D5	D4	D3	D2	D1	D0
PEPU	D7	D6	D5	D4	D3	D2	D1	D0
PE	D7	D6	D5	D4	D3	D2	D1	D0
PEC	D7	D6	D5	D4	D3	D2	D1	D0
PFPU	D7	D6	D5	D4	D3	D2	D1	D0
PF	D7	D6	D5	D4	D3	D2	D1	D0
PFC	D7	D6	D5	D4	D3	D2	D1	D0
PGPU		_	_	_	_		D1	D0
PG	_	_	_	_	_	_	D1	D0
PGC	_	_	_		_	_	D1	D0

Rev. 1.10 63 February 1, 2010

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers PAPU~PGPU, and are implemented using weak PMOS transistors.

• PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

• PBPU Register

+ HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

• PCPU Register

• HT66F30/HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

• PDPU Register

+ HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

• PEPU Register

• HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Rev. 1.10 64 February 1, 2010



• PFPU Register

• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

I/O Port bit 7 ~ bit 0 Pull-High Control

0: Disable 1: Enable

• PBPU Register

• HT66F20/HT66F30

Bit	7	6	5	4	3	2	1	0
Name	_	_	D5	D4	D3	D2	D1	D0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6

"—" Unimplemented, read as "0"

Bit 5~0

PBPU: Port B bit 5 ~ bit 0 Pull-High Control

0: Disable 1: Enable

PCPU Register

• HT66F20

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	D3	D2	D1	D0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4

"—" Unimplemented, read as "0"

Bit 3~0

PCPU: Port C bit 3 ~ bit 0 Pull-High Control

0: Disable 1: Enable

• PFPU Register

• HT66F40/HT66F50

Bit	7	6	5	4	3	2	1	0
Name	_	_			_	_	D1	D0
R/W	_	_	_	_		_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2

"—" Unimplemented, read as "0"

Bit 1~0

PFPU: Port F bit 1 ~ bit 0 Pull-High Control

0: Disable 1: Enable

Rev. 1.10 65 February 1, 2010



• PGPU Register

• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D1	D0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 "—" Unimplemented, read as "0"

Bit 1~0 PGPU: Port G bit 1 ~ bit 0 Pull-High Control

0: Disable 1: Enable

Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU: Port A bit 7 ~ bit 0 Wake-up Control

0: Disable 1: Enable

I/O Port Control Registers

Each I/O port has its own control register known as PAC~PGC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

• PAC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

PBC Register

+ HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Rev. 1.10 66 February 1, 2010



• PCC Register

• HT66F30/HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

• PDC Register

• HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

• PEC Register

• HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

• PFC Register

• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~0 I/O Port bit 7 ~ bit 0 Input/Output Control

0: Output 1: Input

• PBC Register

• HT66F20/HT66F30

Bit	7	6	5	4	3	2	1	0
Name	_	_	D5	D4	D3	D2	D1	D0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 "—" Unimplemented, read as "0"

Bit 5~0 **PBC**: Port B bit 5 ~ bit 0 Input/Output Control

0: Output 1: Input

Rev. 1.10 67 February 1, 2010



• PCC Register

• HT66F20

Bit	7	6	5	4	3	2	1	0
Name	_	_		_	D3	D2	D1	D0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_		_	0	0	0	0

Bit 7~4 "—" Unimplemented, read as "0"

Bit 3~0 PCC: Port C bit 3 ~ bit 0 Input/Output Control

0: Output 1: Input

• PFC Register

• HT66F40/HT66F50

Bit	7	6	5	4	3	2	1	0
Name	_	_				_	D1	D0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 "—" Unimplemented, read as "0"

Bit 1~0 **PFC**: Port F bit 1 ~ bit 0 Input/Output Control

0: Output 1: Input

• PGC Register

• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D1	D0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 "—" Unimplemented, read as "0"

Bit 1~0 PGC: Port G bit 1 ~ bit 0 Input/Output Control

0: Output 1: Input

Rev. 1.10 68 February 1, 2010

Pin-remapping Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. The way in which the pin function of each pin is selected is different for each function and a priority order is established where more than one pin function is selected simultaneously. Additionally there are a series of PRM0, PRM1 and PRM2 registers to establish certain pin functions.

Pin-remapping Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. Some devices include PRM0, PRM1 or PRM2 registers which can select the functions of certain pins.

• Pin-remapping Register List

• HT66F30

Register		Bit							
Name	7	6	5	4	3	2	1	0	
PRM0	_	_	_	_	_	PCPRM	SIMPS0	PCKPS	

• HT66F40

Register				В	it			
Name	7	6	5	4	3	2	1	0
PRM0		C1XPS0		C0XPS0	PDPRM	SIMPS1	SIMPS0	PCKPS
PRM1	TCK2PS	TCK1PS	TCK0PS	_	INT1PS1	INT1PS0	INT0PS1	INT0PS0
PRM2	_	_	TP21PS	TP20PS	TP1B2PS	TP1APS	TP01PS	TP00PS

• HT66F50

Register				В	it			
Name	7	6	5	4	3	2	1	0
PRM0		C1XPS0		C0XPS0	PDPRM	SIMPS1	SIMPS0	PCKPS
PRM1	TCK2PS	TCK1PS	TCK0PS	_	INT1PS1	INT1PS0	INT0PS1	INT0PS0
PRM2	TP31PS	TP30PS	TP21PS	TP20PS	TP1B2PS	TP1APS	TP01PS	TP00PS

• HT66F60

Register				В	it			0					
Name	7	6	5	4	3	2	1	0					
PRM0	C1XPS1	C1XPS0	C0XPS1	C0XPS0	PDPRM	SIMPS1	SIMPS0	PCKPS					
PRM1	TCK2PS	TCK1PS	TCK0PS	INT2PS1	INT1PS1	INT1PS0	INT0PS1	INT0PS0					
PRM2	TP31PS	TP30PS	TP21PS	TP20PS	TP1B2PS	TP1APS	TP01PS	TP00PS					

Rev. 1.10 69 February 1, 2010



• PRM0 Register

• HT66F30

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	PCPRM	SIMPS0	PCKPS
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 "—" Unimplemented, read as "0"

Bit 2 PCPRM: PC1~PC0 pin-shared function Pin Remapping Control

0: No change

1: TP1B_0 on PC0 change to PA6, TP1B_1 on PC1 change to PA7 if SIMPS0=1

Bit 1 SIMPS0: SIM Pin Remapping Control

0: SDO on PA5; SDI/SDA on PA6; SCK/SCL on PA7; SCS on PB5 1: SDO on PC1; SDI/SDA on PC0; SCK/SCL on PC7; SCS on PC6

Bit 0 PCKPS: PCK and PINT Pin Remapping Control

0: PCK on PC2; PINT on PC3 1: PCK on PC5; PINT on PC4

• PRM0 Register

+ HT66F40/HT66F50

Bit	7	6	5	4	3	2	1	0
Name		C1XPS0		C0XPS0	PDPRM	SIMPS1	SIMPS0	PCKPS
R/W	_	R/W		R/W	R/W	R/W	R/W	R/W
POR	_	0	_	0	0	0	0	0

Bit 7 "—" Unimplemented, read as "0"

Bit 6 C1XPS0: C1X Pin Remapping Control

0: C1X on PA5 1: C1X on PF1

Bit 5 "—" Unimplemented, read as "0"

Bit 4 **C0XPS0**: C0X Pin Remapping Control

0: C0X on PA0 1: C0X on PF0

Bit 3 PDPRM: PD3~PD0 pin-shared function Pin Remapping Control

0: No change

1: TCK2 on PD0 change to PB6, TP2_0 on PD1 change to PB7, TCK0 on PD2 change to PD6, TCK1 on PD3 change to PD7 if SIMPS1, SIMPS0=01

Bit 2~1 SIMPS1, SIMPS0: SIM Pin Remapping Control

00: SDO on PA5; SDI/SDA on PA6; SCK/SCL on PA7; \overline{SCS} on PB5 01: SDO on PD3; SDI/SDA on PD2; SCK/SCL on PD1; \overline{SCS} on PD0 10: SDO on PB6; SDI/SDA on PB7; SCK/SCL on PD6; \overline{SCS} on PD7

11: Undefined

Bit 0 PCKPS: PCK and PINT Pin Remapping Control

0: PCK on PC2; PINT on PC3 1: PCK on PC5; PINT on PC4

Rev. 1.10 70 February 1, 2010



• PRM0 Register

• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	C1XPS1	C1XPS0	C0XPS1	C0XPS0	PDPRM	SIMPS1	SIMPS0	PCKPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 C1XPS1, C1XPS0: C1X Pin Remapping Control

00: C1X on PA5 01: C1X on PF1 10: C1X on PG1 11: Undefined

Bit 5~4 COXPS1, COXPS0: COX Pin Remapping Control

00: C0X on PA0 01: C0X on PF0 10: C0X on PG0 11: Undefined

Bit 3 PDPRM: PD3~PD0 pin-shared function Pin Remapping Control

0: No change

1: TCK2 on PD0 change to PB6, TP2_0 on PD1 change to PB7, TCK0 on PD2 change to PD6,

TCK1 on PD3 change to PD7 if SIMPS1, SIMPS0=01 or 11

Bit 2~1 SIMPS1, SIMPS0: SIM Pin Remapping Control

00: SDO on PA5; SDI/SDA on PA6; SCK/SCL on PA7; SCS on PB5 01: SDO on PD3; SDI/SDA on PD2; SCK/SCL on PD1; SCS on PD0 10: SDO on PB6; SDI/SDA on PB7; SCK/SCL on PD6; SCS on PD7 11: SDO on PD1; SDI/SDA on PD2; SCK/SCL on PD3; SCS on PD0

Bit 0 PCKPS: PCK and PINT Pin Remapping Control

0: PCK on PC2; PINT on PC3 1: PCK on PC5; PINT on PC4

• PRM1 Register

+ HT66F40/HT66F50

Bit	7	6	5	4	3	2	1	0
Name	TCK2PS	TCK1PS	TCK0PS	_	INT1PS1	INT1PS0	INT0PS1	INT0PS0
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	0	0	0	_	0	0	0	0

Bit 7 TCK2PS: TCK2 Pin Remapping Control

0: TCK2 on PC2 1: TCK2 on PD0

Bit 6 TCK1PS: TCK1 Pin Remapping Control

0: TCK1 on PA4 1: TCK1 on PD3

Bit 5 TCK0PS: TCK0 Pin Remapping Control

0: TCK0 on PA2 1: TCK0 on PD2

Bit 4 "—" Unimplemented, read as "0"

Bit 3~2 INT1PS1, INT1PS0: INT1 Pin Remapping Control

00: INT1 on PA4 01: INT1 on PC5 10: Undefined 11: INT1 on PE7

Bit 1~0 INTOPS1, INTOPS0: INTO Pin Remapping Control

00: INT0 on PA3 01: INT0 on PC4 10: Undefined 11: INT0 on PE6

Rev. 1.10 71 February 1, 2010



• PRM1 Register

• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	TCK2PS	TCK1PS	TCK0PS	INT2PS	INT1PS1	INT1PS0	INT0PS1	INT0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TCK2PS: TCK2 Pin Remapping Control

0: TCK2 on PC2 1: TCK2 on PD0

Bit 6 TCK1PS: TCK1 Pin Remapping Control

0: TCK1 on PA4 1: TCK1 on PD3

Bit 5 TCK0PS: TCK0 Pin Remapping Control

0: TCK0 on PA2 1: TCK0 on PD2

Bit 4 INT2PS: INT2 Pin Remapping Control

0: INT2 on PC4 1: INT2 on PE2

Bit 3~2 INT1PS1, INT1PS0: INT1 Pin Remapping Control

00: INT1 on PA4 01: INT1 on PC5 10: INT1 on PE1 11: INT1 on PE7

Bit 1~0 INTOPS1, INTOPS0: INTO Pin Remapping Control

00: INT0 on PA3 01: INT0 on PC4 10: INT0 on PE0 11: INT0 on PE6

• PRM2 Register

• HT66F40

Bit	7	6	5	4	3	2	1	0
Name		_	TP21PS	TP20PS	TP1B2PS	TP1APS	TP01PS	TP00PS
R/W		_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 "—" Unimplemented, read as "0"

Bit 5 TP21PS: TP2_1 Pin Remapping Control

0: TP2_1 on PC4 1: TP2_1 on PD4

Bit 4 TP20PS: TP2_0 Pin Remapping Control

0: TP2_0 on PC3 1: TP2_0 on PD1

Bit 3 TP1B2PS: TP1B_2 Pin Remapping Control

0: TP1B_2 on PC5 1: TP1B_2 on PE4

Bit 2 TP1APS: TP1A Pin Remapping Control

0: TP1A on PA1 1: TP1A on PC7

Bit 1 TP01PS: TP0_1 Pin Remapping Control

0: TP0_1 on PC5 1: TP0_1 on PD5

Bit 0 TP00PS: TP0_0 Pin Remapping Control

0: TP0_0 on PA0 1: TP0_0 on PC6



• PRM2 Register

• HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	TP31PS	TP30PS	TP21PS	TP20PS	TP1B2PS	TP1APS	TP01PS	TP00PS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TP31PS: TP3_1 Pin Remapping Control

0: TP3_1 on PD0 1: TP3_1 on PE3

Bit 6 TP30PS: TP3_0 Pin Remapping Control

0: TP3_0 on PD3 1: TP3_0 on PE5

Bit 5 TP21PS: TP2_1 Pin Remapping Control

0: TP2_1 on PC4 1: TP2_1 on PD4

Bit 4 TP20PS: TP2_0 Pin Remapping Control

0: TP2_0 on PC3 1: TP2_0 on PD1

Bit 3 TP1B2PS: TP1B_2 Pin Remapping Control

0: TP1B_2 on PC5 1: TP1B_2 on PE4

Bit 2 TP1APS: TP1A Pin Remapping Control

0: TP1A on PA1 1: TP1A on PC7

Bit 1 TP01PS: TP0_1 Pin Remapping Control

0: TP0_1 on PC5 1: TP0_1 on PD5

Bit 0 **TP00PS**: TP0_0 Pin Remapping Control

0: TP0_0 on PA0 1: TP0_0 on PC6

Rev. 1.10 73 February 1, 2010

I/O Pin Structures


The accompanying diagrams illustrate the internal structures of some generic I/O pin types. As the exact logical construction of the I/O pin will differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins. The wide range of pin-shared structures does not permit all types to be shown.

Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers, PAC~PGC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers, PA~PG, are first programmed. Selecting which pins are inputs and which are outputs can


be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



Generic Input/Output Structure

Rev. 1.10 74 February 1, 2010



A/D Input/Output Structure

Rev. 1.10 75 February 1, 2010



Timer Modules - TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions each device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has either two or three individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features

The common features of the different TM types are described here with more detailed information provided in the individual Compact, Standard and Enhanced TM sections.

Introduction

The devices contain from two to four TMs depending upon which device is selected with each TM having a reference name of TM0, TM1, TM2 and TM3. Each individual TM can be categorised as a certain type, namely Compact Type TM, Standard Type TM or Enhanced Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact, Standard and Enhanced TMs will be described in this section, the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the three types of TMs are summarised in the accompanying table.

Function	СТМ	STM	ETM
Timer/Counter	√	V	√
I/P Capture	_	V	V
Compare Match Output	√	√	V
PWM Channels	1	1	2
Single Pulse Output	_	1	1
PWM Alignment	Edge	Edge	Edge & Centre
PWM Adjustment Period & Duty	Duty or Period	Duty or Period	Duty or Period

TM Function Summary

Each device in the series contains a specific number of either Compact Type, Standard Type and Enhanced Type TM units which are shown in the table together with their individual reference name, TM0~TM3.

Device	ТМ0	TM1	TM2	TM3
HT66F20	10-bit CTM	10-bit STM	_	_
HT66F30	10-bit CTM	10-bit ETM	_	_
HT66F40	10-bit CTM	10-bit ETM	16-bit STM	_
HT66F50	10-bit CTM	10-bit ETM	16-bit STM	10-bit CTM
HT66F60	10-bit CTM	10-bit ETM	16-bit STM	10-bit CTM

TM Name/Type Reference

Rev. 1.10 76 February 1, 2010

TM Operation

The three different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the TnCK2~TnCK0 bits in the TM control registers. The clock source can be a ratio of either the system clock f_{SYS} or the internal high clock f_{H} , the f_{TBC} clock source or the external TCKn pin. Note that setting these bits to the value 101 will select a reserved clock input, in effect disconnecting the TM clock source. The TCKn pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

TM Interrupts

The Compact and Standard type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. As the Enhanced

type TM has three internal comparators and comparator A or comparator B or comparator P compare match functions, it consequently has three internal interrupts. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins

Each of the TMs, irrespective of what type, has one TM input pin, with the label TCKn. The TM input pin, is essentially a clock source for the TM and is selected using the TnCK2~TnCK0 bits in the TMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. This external TM input pin is shared with other functions but will be connected to the internal TM if selected using the TnCK2~TnCK0 bits. The TM input pin can be chosen to have either a rising or falling active edge.

The TMs each have one or more output pins with the label TPn. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external TPn output pin is also the pin where the TM generates the PWM output waveform. As the TM output pins are pin-shared with other function, the TM output function must first be setup using registers. A single bit in one of the registers determines if its associated pin is to be used as an external TM output pin or if it is to have another function. The number of output pins for each TM type and device is different, the details are provided in the accompanying table.

Device	СТМ	STM	ЕТМ	Registers
HT66F20	TP0_0	TP1_0, TP1_1	_	TMPC0
HT66F30	TP0_0, TP0_1	_	TP1A, TP1B_0, TP1B_1	TMPC0
HT66F40	TP0_0, TP0_1	TP2_0, TP2_1	TP1A, TP1B_0, TP1B_1, TP1B_2	TMPC0, TMPC1
HT66F50	TP0_0, TP0_1 TP3_0, TP3_1	TP2_0, TP2_1	TP1A, TP1B_0, TP1B_1, TP1B_2	TMPC0, TMPC1
HT66F60	TP0_0, TP0_1 TP3_0, TP3_1	TP2_0, TP2_1	TP1A, TP1B_0, TP1B_1, TP1B_2	TMPC0, TMPC1

TM Output Pins

Rev. 1.10 77 February 1, 2010




TM Input/Output Pin Control Registers

Selecting to have a TM input/output or whether to retain its other shared function, is implemented using one or two registers, with a single bit in each register corresponding to a TM input/output pin. Setting the bit high will setup the corresponding pin as a TM input/output, if reset to zero the pin will retain its original other function.

Danistana	Davisa	Bit								
Registers	Device	7	6	5	4	3	2	1	0	
TMPC0	HT66F20	_		T1CP1	T1CP0	_	_	_	T0CP0	
TMPC0	HT66F30	T1ACP0	_	T1BCP1	T1BCP0	_	_	T0CP1	T0CP0	
TMPC0	HT66F40 HT66F50 HT66F60	T1ACP0	T1BCP2	T1BCP1	T1BCP0	_	_	T0CP1	T0CP0	
TMPC1	HT66F40	_	_	_	_	_	_	T2CP1	T2CP0	
TMPC1	HT66F50 HT66F60	_	_	T3CP1	T3CP0			T2CP1	T2CP0	


TM Input/Output Pin Control Registers List




HT66F20 TM Function Pin Control Block Diagram

Rev. 1.10 78 February 1, 2010









HT66F30 TM Function Pin Control Block Diagram

Rev. 1.10 79 February 1, 2010








HT66F40 TM0 & TM2 Function Pin Control Block Diagram

Rev. 1.10 80 February 1, 2010








HT66F40 TM1 Function Pin Control Block Diagram

Rev. 1.10 81 February 1, 2010










HT66F50 and HT66F60 TM0, TM2, TM3 Function Pin Control Block Diagram

Rev. 1.10 82 February 1, 2010





HT66F50 and HT66F60 TM1 Function Pin Control Block Diagram

Rev. 1.10 83 February 1, 2010



• TMPC0 Register

• HT66F20

Bit	7	6	5	4	3	2	1	0
Name	_	_	T1CP1	T1CP0	_	_	_	T0CP0
R/W	_	_	R/W	R/W	_	_	_	R/W
POR	_	_	0	1	_	_	_	1

Bit 7, 6 Unimplemented, read as "0"

Bit 5 T1CP1: TP1_1 pin Control

0: disable 1: enable

Bit 4 T1CP0: TP1_0 pin Control

0: disable 1: enable

Bit 3~1 Unimplemented, read as "0"

Bit 0 **T0CP0**: TP0_0 pin Control

0: disable 1: enable

• HT66F30

Bit	7	6	5	4	3	2	1	0
Name	T1ACP0	_	T1BCP1	T1BCP0		_	T0CP1	T0CP0
R/W	R/W	_	R/W	R/W	_	_	R/W	R/W
POR	1	_	0	1	_	_	0	1

Bit 7 T1ACP0: TP1A pin Control

0: disable 1: enable

Bit 6 Unimplemented, read as "0"
Bit 5 T1BCP1: TP1B_1 pin Control

0: disable 1: enable

Bit 4 T1BCP0: TP1B_0 pin Control

0: disable 1: enable

Bit 3~2 Unimplemented, read as "0"

Bit 1 T0CP1: TP0_1 pin Control

0: disable 1: enable

Bit 0 **T0CP0**: TP0_0 pin Control

0: disable 1: enable

Rev. 1.10 84 February 1, 2010



+ HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	T1ACP0	T1BCP2	T1BCP1	T1BCP0		_	T0CP1	T0CP0
R/W	R/W	R/W	R/W	R/W		_	R/W	R/W
POR	1	0	0	1	_	_	0	1

Bit 7 T1ACP0: TP1A pin Control

0: disable

1: enable

Bit 6 T1BCP2: TP1B_2 pin Control

0: disable 1: enable

Bit 5 T1BCP1: TP1B_1 pin Control

0: disable 1: enable

Bit 4 T1BCP0: TP1B_0 pin Control

0: disable 1: enable

Bit 3~2 Unimplemented, read as "0"

Bit 1 T0CP1: TP0_1 pin Control

0: disable 1: enable

Bit 0 **T0CP0**: TP0_0 pin Control

0: disable 1: enable

• TMPC1 Register

• HT66F40

Bit	7	6	5	4	3	2	1	0
Name	_	_		_		_	T2CP1	T2CP0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 T2CP1: TP2_1 pin Control

0: disable 1: enable

Bit 0 T2CP0: TP2_0 pin Control

0: disable 1: enable

Rev. 1.10 85 February 1, 2010



HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	_	_	T3CP1	T3CP0	_	_	T2CP1	T2CP0
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	1	_	_	0	1

Bit 7~6 Unimplemented, read as "0"

Bit 5 T3CP1: TP3_1 pin Control

0: disable 1: enable

Bit 4 T3CP0: TP3 0 pin Control

0: disable 1: enable

Bit 3~2 Unimplemented, read as "0"
Bit 1 T2CP1: TP2_1 pin Control


0: disable 1: enable

Bit 0 T2CP0: TP2_0 pin Control

0: disable 1: enable

Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA and CCRB registers, being either 10-bit or 16-bit, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.



The following steps show the read and write procedures:

- Writing Data to CCRB or CCRA
 - Step 1. Write data to Low Byte TMxAL or TMxBL
 - note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte TMxAH or TMxBH
 - here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRB or CCRA
 - Step 1. Read data from the High Byte TMxDH, TMxAH or TMxBH
 - here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte TMxDL, TMxAL or TMxBL
 - this step reads data from the 8-bit buffer.

Rev. 1.10 86 February 1, 2010



Compact Type TM


Although the simplest form of the three TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can also be controlled with an external input pin and can drive one or two external output pins. These two external output pins can be the same signal or the inverse signal.

СТМ	Name TM No. TM Input Pin		TM Output Pin	
HT66F20	10-bit CTM	0	TCK0	TP0_0
HT66F30	10-bit CTM	0	TCK0	TP0_0, TP0_1
HT66F40	10-bit CTM	0	TCK0	TP0_0, TP0_1
HT66F50	10-bit CTM	0, 3	TCK0, TCK3	TP0_0, TP0_1; TP3_0, TP3_1
HT66F60	10-bit CTM	0, 3	TCK0, TCK3	TP0_0, TP0_1; TP3_0, TP3_1

Compact TM Operation

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is three bits wide whose value is compared with the highest three bits in the counter while the CCRA is the ten bits and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control an output pin. All operating setup conditions are selected using relevant internal registers.



Compact Type TM Block Diagram

Rev. 1.10 87 February 1, 2010

Compact Type TM Register Description

Overall operation of the Compact TM is controlled using six registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TM0C0	T0PAU	T0CK2	T0CK1	T0CK0	T00N	T0RP2	T0RP1	T0RP0
TM0C1	T0M1	ТОМО	T0IO1	T01O0	T0OC	T0POL	T0DPX	T0CCLR
TM0DL	D7	D6	D5	D4	D3	D2	D1	D0
TM0DH	_	_	_	_	_		D9	D8
TM0AL	D7	D6	D5	D4	D3	D2	D1	D0
TM0AH	_	_	_	_	_	_	D9	D8

Compact TM Register List (if CTM is TM0)

• TM0DL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM0DL: TM0 Counter Low Byte Register bit 7 ~ bit 0

TM0 10-bit Counter bit 7 ~ bit 0

• TM0DH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_		_		_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TM0DH: TM0 Counter High Byte Register bit 1 ~ bit 0

TM0 10-bit Counter bit 9 ~ bit 8

• TM0AL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM0AL: TM0 CCRA Low Byte Register bit 7 ~ bit 0

TM0 10-bit CCRA bit 7 ~ bit 0

Rev. 1.10 February 1, 2010



• TM0AH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_		_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TM0AH: TM0 CCRA High Byte Register bit 1 ~ bit 0

TM0 10-bit CCRA bit 9 ~ bit 8

• TM0C0 Register

Bit	7	6	5	4	3	2	1	0
Name	T0PAU	T0CK2	T0CK1	T0CK0	T0ON	T0RP2	T0RP1	T0RP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 T0PAU: TM0 Counter Pause Control

0: run

1: pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 T0CK2~T0CK0: Select TM0 Counter clock

000: f_{SYS}/4

001: f_{SYS}

010: f_H/16

011: f_H/64

100: f_{TBC}

101: Reserved

110: TCK0 rising edge clock

111: TCK0 falling edge clock

These three bits are used to select the clock source for the TM. Selecting the Reserved clock input will effectively disable the internal counter. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{TBC} are other internal clocks, the details of which can be found in the oscillator section.

T00N: TM0 Counter On/Off Control Bit 3

0: Off

1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value.

If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the TOOC bit, when the TOON bit changes from low to high.

Bit 2~0 TORP2~TORPO: TM0 CCRP 3-bit register, compared with the TM0 Counter bit 9~bit 7

Comparator P Match Period

000: 1024 TM0 clocks

001: 128 TM0 clocks

010: 256 TM0 clocks

011: 384 TM0 clocks

100: 512 TM0 clocks

101: 640 TM0 clocks 110: 768 TM0 clocks

111: 896 TM0 clocks

Rev. 1.10 89 February 1, 2010



These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the T0CCLR bit is set to zero. Setting the T0CCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

• TM0C1 Register

Bit	7	6	5	4	3	2	1	0
Name	T0M1	ТОМО	T0IO1	T0IO0	T0OC	T0POL	T0DPX	T0CCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 T0M1~T0M0: Select TM0 Operating Mode

00: Compare Match Output Mode

01: Undefined Mode 10: PWM Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the T0M1 and T0M0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4 T0IO1~T0IO0: Select TP0_0, TP0_1 output function

Compare Match Output Mode

00: No change01: Output low10: Output high11: Toggle output

PWM Mode

00: Force inactive state
01: Force active state
10: PWM output
11: Undefined
Timer/counter Mode

unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the T0IO1 and T0IO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the T0OC bit in the TM0C1 register. Note that the output level requested by the T0IO1 and T0IO0 bits must be different from the initial value setup using the T0OC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the T0ON bit from low to high.

Bit 3 T00C: TP0 0, TP0 1 Output control bit

Compare Match Output Mode

0: Initial low 1: Initial high PWM Mode 0: Active low 1: Active high

This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.

Rev. 1.10 90 February 1, 2010



Bit 2 **T0POL**: TP0_0, TP0_1 Output polarity Control

0: Non-invert 1: Invert

This bit controls the polarity of the TP0_0 or TP0_1 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the

Timer/Counter Mode.

Bit 1 T0DPX: TM0 PWM period/duty Control

0: CCRP - period; CCRA - duty 1: CCRP - duty; CCRA - period

This bit, determines which of the CCRA and CCRP registers are used for period and duty

control of the PWM waveform.

Bit 0 T0CCLR: Select TM0 Counter clear condition

0: TM0 Comparatror P match1: TM0 Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the TOCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero.

The T0CCLR bit is not used in the PWM Mode.

Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Mode or Timer/Counter Mode. The operating mode is selected using the TnM1 and TnM0 bits in the TMnC1 register.

Compare Match Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both TnAF and TnPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.


If the TnCCLR bit in the TMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the TnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the TnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the TM output pin will change state. The TM output pin condition however only changes state when an TnAF interrupt request flag is generated after a compare match occurs from Comparator A. The TnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state are determined by the condition of the TnIO1 and TnIO0 bits in the TMnC1 register. The TM output pin can be selected using the TnIO1 and TnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnOC bit. Note that if the TnIO1 and TnIO0 bits are zero then no pin change will take place.

Timer/Counter Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

Rev. 1.10 91 February 1, 2010




Compare Match Output Mode - TnCCLR = 0

Note: 1. With TnCCLR = 0 the Comparator P match will clear the counter

- 2. TM output pin controlled only by TnAF flag
- 3. Output pin reset to initial state by TnON bit rising edge

Rev. 1.10 92 February 1, 2010



Compare Match Output Mode - TnCCLR = 1

Note: 1. With TnCCLR = 1 the Comparator A match will clear the counter

- 2. TM output pin controlled only by TnAF flag
- 3.TM output pin reset to initial state by TnON rising edge
- 4. TnPF flags not generated when TnCCLR = 1

Rev. 1.10 93 February 1, 2010




PWM Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency,

while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the TnDPX bit in the TMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The TnOC bit in the TMnC1 register is used to select the required polarity of the PWM waveform while the two TnIO1 and TnIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnPOL bit is used to reverse the polarity of the PWM output waveform.




PWM Mode - TnDPX = 0

Note: 1. Here TnDPX = 0 - Counter cleared by CCRP

- 2. Counter Clear sets PWM Period
- 3. Internal PWM function continues even when TnIO1, TnIO0 = 00 or 01
- 4. TnCCLR bit has no influence on PWM operation

Rev. 1.10 94 February 1, 2010



PWM Mode - TnDPX = 1

Note: 1. Here TnDPX = 1 - Counter cleared by CCRA

- 2. Counter Clear sets PWM Period
- 3. Internal PWM function continues even when TnIO1, TnIO0 = 00 or 01
- 4. TnCCLR bit has no influence on PWM operation

Rev. 1.10 95 February 1, 2010



Standard Type TM - STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard TM can also be controlled with an external input pin and can drive one or two external output pins.

СТМ	Name	TM No.	TM Input Pin	TM Output Pin
HT66F20	10-bit STM	1	TCK1	TP1_0, TP1_1
HT66F30	_	_	_	_
HT66F40	16-bit STM	2	TCK2	TP2_0, TP2_1
HT66F50	16-bit STM	2	TCK2	TP2_0, TP2_1
HT66F60	16-bit STM	2	TCK2	TP2_0, TP2_1

Standard TM Operation


There are two sizes of Standard TMs, one is 10-bits wide and the other is 16-bits wide. At the core is a 10 or 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 3 or 8-bits wide whose value is compared the with highest 3 or 8 bits in the counter while the CCRA is the ten or sixteen bits and therefore compares all counter bits.

The only way of changing the value of the 10 or 16-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated

comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control an output pin. All operating setup conditions are selected using relevant internal registers.

Standard Type TM Register Description

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10 or 16-bit value, while a read/write register pair exists to store the internal 10 or 16-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three or eight CCRP bits.



Standard Type TM Block Diagram

Rev. 1.10 96 February 1, 2010



Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TM1C0	T1PAU	T1CK2	T1CK1	T1CK0	T10N	T1RP2	T1RP1	T1RP0
TM1C1	T1M1	T1M0	T1IO1	T1IO0	T1OC	T1POL	T1DPX	T1CCLR
TM1DL	D7	D6	D5	D4	D3	D2	D1	D0
TM1DH	_	_	_	_	_	_	D9	D8
TM1AL	D7	D6	D5	D4	D3	D2	D1	D0
TM1AH	_	_	_	_	_	_	D9	D8

10-bit Standard TM Register List (for HT66F20)

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TM2C0	T2PAU	T2CK2	T2CK1	T2CK0	T2ON		_	
TM2C1	T2M1	T2M0	T2IO1	T2IO0	T2OC	T2POL	T2DPX	T2CCLR
TM2DL	D7	D6	D5	D4	D3	D2	D1	D0
TM2DH	D15	D14	D13	D12	D11	D10	D9	D8
TM2AL	D7	D6	D5	D4	D3	D2	D1	D0
TM2AH	D15	D14	D13	D12	D11	D10	D9	D8
TM2RP	D7	D6	D5	D4	D3	D2	D1	D0

16-bit Standard TM Register List (for HT66F40/HT66F50/HT66F60)

• 10-bit Standard TM Register List - HT66F20

• TM1C0 Register - 10-bit STM

Bit	7	6	5	4	3	2	1	0
Name	T1PAU	T1CK2	T1CK1	T1CK0	T10N	T1RP2	T1RP1	T1RP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 T1PAU: TM1 Counter Pause Control

0: run

1: pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 T1CK2~T1CK0: Select TM1 Counter clock

000: f_{SYS}/4

001: f_{SYS}

010: f_H/16

011: f_H/64

100: f_{TBC}

101: Reserved

110: TCK1 rising edge clock

111: TCK1 falling edge clock

These three bits are used to select the clock source for the TM. Selecting the Reserved clock input will effectively disable the internal counter. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{TBC} are other internal clocks, the details of which can be found in the oscillator section.

Rev. 1.10 97 February 1, 2010



Bit 3 T10N: TM1 Counter On/Off Control

0: Off 1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the T1OC bit, when the T1ON bit changes from low to high.

Bit 2~0 T1RP2~T1RP0: TM1 CCRP 3-bit register, compared with the TM1 Counter bit 9~bit 7

Comparator P Match Period 000: 1024 TM1 clocks 001: 128 TM1 clocks 010: 256 TM1 clocks 011: 384 TM1 clocks 100: 512 TM1 clocks 101: 640 TM1 clocks

110: 768 TM1 clocks 111: 896 TM1 clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the T1CCLR bit is set to zero. Setting the T1CCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

• TM1C1 Register - 10-bit STM

Bit	7	6	5	4	3	2	1	0
Name	T1M1	T1M0	T1IO1	T1IO0	T1OC	T1POL	T1DPX	T1CCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 T1M1~T1M0: Select TM1 Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the T1M1 and T1M0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4 T1IO1~T1IO0: Select TP1_0, TP1_1 output function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Mode/Single Pulse Output Mode

00: Force inactive state

01: Force active state

10: PWM output

11: Single pulse output

Capture Input Mode

00: Input capture at rising edge of TP1_0, TP1_1

01: Input capture at falling edge of TP1_0, TP1_1

10: Input capture at falling/rising edge of TP1_0, TP1_1

11: Input capture disabled

Timer/counter Mode:

Unused

Rev. 1.10 98 February 1, 2010



These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the T1IO1 and T1IO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the T1OC bit in the TM1C1 register. Note that the output level requested by the T1IO1 and T1IO0 bits must be different from the initial value setup using the T1OC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the T1ON bit from low to high.

Bit 3 T10C: TP1_0, TP1_1 Output control bit

Compare Match Output Mode

0: initial low

1: initial high

PWM Mode/ Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.

Bit 2 T1POL: TP1_0, TP1_1 Output polarity Control

0: non-invert

1: invert

This bit controls the polarity of the TP1_0 or TP1_1 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode.

Bit 1 T1DPX: TM1 PWM period/duty Control

0: CCRP - period; CCRA - duty

1: CCRP - duty; CCRA - period

This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 T1CCLR: Select TM1 Counter clear condition

0: TM1 Comparatror P match

1: TM1 Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Standard TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the T1CCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The T1CCLR bit is not used in the PWM, Single Pulse or Input Capture Mode.

Rev. 1.10 99 February 1, 2010



• TM1DL Register - 10-bit STM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM1DL: TM1 Counter Low Byte Register bit 7~bit 0

TM1 10-bit Counter bit 7~bit 0

• TM1DH Register - 10-bit STM

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W		_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TM1DH: TM1 Counter High Byte Register bit 1~bit 0

TM1 10-bit Counter bit 9~bit 8

• TM1AL Register - 10-bit STM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM1AL: TM1 CCRA Low Byte Register bit 7~bit 0

TM1 10-bit CCRA bit 7~bit 0

• TM1AH Register - 10-bit STM

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_		_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TM1AH: TM1 CCRA High Byte Register bit 1~bit 0

TM1 10-bit CCRA bit 9~bit 8

Rev. 1.10 100 February 1, 2010



• 16-bit Standard TM Register List - HT66F40/HT66F50/HT66F60

• TM2C0 Register - 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	T2PAU	T2CK2	T2CK1	T2CK0	T2ON	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	_	_	_

Bit 7 T2PAU: TM2 Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 T2CK2, T2CK1, T2CK0: Select TM2 Counter clock

000: f_{SYS}/4 001: f_{SYS} 010: f_H/16 011: f_H/64 100: f_{TBC} 101: Reserved

110: TCK2 rising edge clock 111: TCK2 falling edge clock

These three bits are used to select the clock source for the TM. Selecting the Reserved clock input will effectively disable the internal counter. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{TBC} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 T2ON: TM2 Counter On/Off Control

0: Off

1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the T2OC bit, when the T2ON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

Rev. 1.10 101 February 1, 2010



• TM2C1 Register - 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	T2M1	T2M0	T2IO1	T2IO0	T2OC	T2POL	T2DPX	T2CCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 T2M1~T2M0: Select TM2 Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the T2M1 and T2M0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4 T2IO1~T2IO0: Select TP2_0, TP2_1 output function

Compare Match Output Mode

00: No change 01: Output low 10: Output high 11: Toggle output

PWM Mode/ Single Pulse Output Mode

00: Force inactive state01: Force active state10: PWM output11: Single pulse output

Capture Input Mode

00: Input capture at rising edge of TP2_0, TP2_1
01: Input capture at falling edge of TP2_0, TP2_1
10: Input capture at falling/rising edge of TP2_0, TP2_1

11: Input capture disabled

Timer/counter Mode:

Unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the T2IO1 and T2IO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the T2OC bit in the TM2C1 register. Note that the output level requested by the T2IO1 and T2IO0 bits must be different from the initial value setup using the T2OC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the T2ON bit from low to high.

Bit 3 T20C: TP2_0, TP2_1 Output control bit

Compare Match Output Mode

0: Initial low 1: Initial high

PWM Mode/ Single Pulse Output Mode

0: Active low 1: Active high

This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.

Rev. 1.10 102 February 1, 2010



Bit 2 T2POL: TP2_0, TP2_1 Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the TP2_0 or TP2_1 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode.

Bit 1 T2DPX: TM2 PWM period/duty Control

0: CCRP - period; CCRA - duty 1: CCRP - duty; CCRA - period

This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 T2CCLR: Select TM2 Counter clear condition

0: TM2 Comparator P match1: TM2 Comparator A match

This bit is used to select the method which clears the counter. Remember that the Standard TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the T2CCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The T1CCLR bit is not used in the PWM, Single Pulse or Input Capture Mode.

• TM2DL Register - 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM2DL: TM2 Counter Low Byte Register bit 7~bit 0

TM2 16-bit Counter bit 7~bit 0

• TM2DH Register - 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM2DH: TM2 Counter High Byte Register bit 7~bit 0

TM2 16-bit Counter bit 15~bit 8

• TM2AL Register - 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM2AL: TM2 CCRA Low Byte Register bit 7~bit 0

TM2 16-bit CCRA bit 7~bit 0

Rev. 1.10 103 February 1, 2010



• TM2AH Register - 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM2AH: TM2 CCRA High Byte Register bit 7~bit 0

TM2 16-bit CCRA bit 15~bit 8

• TM2RP Register - 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM2RP: TM2 CCRP Register bit 7 ~ bit 0

TM2 CCRP 8-bit register, compared with the TM2 Counter bit 15 \sim bit 8. Comparator P Match Period

0: 65536 TM2 clocks

1~255: 256 x (1~255) TM2 clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the T2CCLR bit is set to zero. Setting the T2CCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.

Standard Type TM Operating Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the TnM1 and TnM0 bits in the TMnC1 register.

Compare Output Mode


To select this mode, bits TnM1 and TnM0 in the TMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both TnAF and TnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the TnCCLR bit in the TMnC1 register is high then the counter will be cleared when a compare match occurs

from Comparator A. However, here only the TnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

As the name of the mode suggests, after a comparison is made, the TM output pin, will change state. The TM output pin condition however only changes state when an TnAF interrupt request flag is generated after a compare match occurs from Comparator A. The TnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state are determined by the condition of the TnIO1 and TnIO0 bits in the TMnC1 register. The TM output pin can be selected using the TnIO1 and TnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnOC bit. Note that if the TnIO1 and TnIO0 bits are zero then no pin change will take place.

Rev. 1.10 104 February 1, 2010




Compare Match Output Mode - TnCCLR = 0

Note: 1. With TnCCLR = 0 the Comparator P match will clear the counter

- 2. TM output pin controlled only by TnAF flag
- 3. Output pin reset to initial state by TnON bit rising edge

Rev. 1.10 105 February 1, 2010



Compare Match Output Mode - TnCCLR = 1

Note: Points to note for above diagram:

- 1. With TnCCLR = 1 the Comparator A match will clear the counter
- 2. TM output pin controlled only by TnAF flag
- 3.TM output pin reset to initial state by TnON rising edge
- 4. TnPF flags not generated when TnCCLR = 1

Rev. 1.10 106 February 1, 2010



Timer/Counter Mode


To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively and also the TnIO1 and TnIO0 bits should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the TnDPX bit in the TMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The TnOC bit in the TMnC1 register is used to select the required polarity of the PWM waveform while the two TnIO1 and TnIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnPOL bit is used to reverse the polarity of the PWM output waveform.




PWM Mode - TnDPX = 0

Note: 1. Here TnDPX = 0 - Counter cleared by CCRP

- 2. Counter Clear sets PWM Period
- 3. Internal PWM function continues even when TnIO1, TnIO0 = 00 or 01
- 4. TnCCLR bit has no influence on PWM operation

Rev. 1.10 107 February 1, 2010



PWM Mode - TnDPX = 1

Note: 1. Here TnDPX = 1 - Counter cleared by CCRA

- 2. Counter Clear sets PWM Period
- 3. Internal PWM function continues even when TnIO1, TnIO0 = 00 or 01
- 4. TnCCLR bit has no influence on PWM operation

Rev. 1.10 108 February 1, 2010




Single Pulse Mode


To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively and also the TnIO1 and TnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the TM output pin.

The trigger for the pulse output leading edge is a low to high transition of the TnON bit, which can be implemented using the application program. However in the Single Pulse Mode, the TnON bit can also be made to

automatically change from low to high using the external TCKn pin, which will in turn initiate the Single Pulse output. When the TnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The TnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the TnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.



Single Pulse Generation



Single Pulse Mode

Note: 1. Counter stopped by CCRA match

- 2. CCRP is not used
- 3. Pulse triggered by TCKn pin or setting TnON bit high
- 4. TCKn pin active edge will auto set TnON bit

Rev. 1.10 109 February 1, 2010



However a compare match from Comparator A will also automatically clear the TnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a TM interrupt. The counter can only be reset back to zero when the TnON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The TnCCLR and TnDPX bits are not used in this Mode.


Capture Input Mode

To select this mode bits TnM1 and TnM0 in the TMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the TPn_0 or TPn_1 pin, whose active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the TnIO1 and TnIO0 bits in the TMnC1 register. The counter is started when the TnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the TPn 0 or TPn 1 pin the present value in the counter will

be latched into the CCRA registers and a TM interrupt generated. Irrespective of what events occur on the TPn_0 or TPn_1 pin the counter will continue to free run until the TnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a TM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The TnIO1 and TnIO0 bits can select the active trigger edge on the TPn_0 or TPn_1 pin to be a rising edge, falling edge or both edge types. If the TnIO1 and TnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the TPn_0 or TPn_1 pin, however it must be noted that the counter will continue to run.

As the TPn_0 or TPn_1 pin is pin shared with other functions, care must be taken if the TM is in the Input Capture Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The TnCCLR and TnDPX bits are not used in this Mode.



Capture Input Mode

e: 1. TnM1, TnM0 = 01 and active edge set by TnIO1 and TnIO0 bits

- 2. TM Capture input pin active edge transfers counter value to CCRA
- 3. TnCCLR bit not used
- 4. No output function TnOC and TnPOL bits not used
- 5. CCRP sets counter maximum value

Rev. 1.10 February 1, 2010



Enhanced Type TM - ETM


The Enhanced Type TM contains five operating modes, which are Compare Match Output, Timer/Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Enhanced TM can also be controlled with an external input pin and can drive three or four external output pins.

СТМ	Name	TM No.	TM Input Pin	TM Output Pin
HT66F20	_		_	_
HT66F30	10-bit ETM	1	TCK1	TP1A; TP1B_0, TP1B_1
HT66F40	10-bit ETM	1	TCK1	TP1A, TP1B_0, TP1B_1, TP1B_2
HT66F50	10-bit ETM	1	TCK1	TP1A, TP1B_0, TP1B_1, TP1B_2
HT66F60	10-bit ETM	1	TCK1	TP1A, TP1B_0, TP1B_1, TP1B_2

Enhanced TM Operation

At its core is a 10-bit count-up/count-down counter which is driven by a user selectable internal or external clock source. There are three internal comparators with the names, Comparator A, Comparator B and Comparator P. These comparators will compare the value in the counter with the CCRA, CCRB and CCRP registers. The CCRP comparator is 3-bits wide whose value is compared with the highest 3-bits in the counter while CCRA and CCRB are 10-bits wide and therefore compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Enhanced Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control output pins. All operating setup conditions are selected using relevant internal registers.



Enhanced Type TM Block Diagram

Rev. 1.10 111 February 1, 2010

Enhanced Type TM Register Description

Overall operation of the Enhanced TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRB value. The remaining three registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TM1C0	T1PAU	T1CK2	T1CK1	T1CK0	T10N	T1RP2	T1RP1	T1RP0
TM1C1	T1AM1	T1AM0	T1AIO1	T1AIO0	T1AOC	T1APOL	T1CDN	T1CCLR
TM1C2	T1BM1	T1BM0	T1BIO1	T1BIO0	T1BOC	T1BPOL	T1PWM1	T1PWM0
TM1DL	D7	D6	D5	D4	D3	D2	D1	D0
TM1DH	_	_	_	_	_	_	D9	D8
TM1AL	D7	D6	D5	D4	D3	D2	D1	D0
TM1AH	_	_	_	_	_	_	D9	D8
TM1BL	D7	D6	D5	D4	D3	D2	D1	D0
TM1BH	_	_	_	_	_	_	D9	D8

10-bit Enhanced TM Register List (if ETM is TM1)

• 10-bit Enhanced TM Register List - HT66F30/HT66F40/HT66F50/HT66F60

• TM1C0 Register - 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	T1PAU	T1CK2	T1CK1	T1CK0	T10N	T1RP2	T1RP1	T1RP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 T1PAU: TM1 Counter Pause Control

0: run

1: pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 T1CK2~T1CK0: Select TM1 Counter clock

000: f_{SYS}/4

001: f_{SYS}

010: f_H/16

011: f_H/64

100: f_{TBC}

101: Reserved

110: TCK1 rising edge clock

111: TCK1 falling edge clock

These three bits are used to select the clock source for the TM. Selecting the Reserved clock input will effectively disable the internal counter. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{TBC} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 T10N: TM1 Counter On/Off Control

0: Off

1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

Rev. 1.10 112 February 1, 2010



If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the T1OC bit, when the T1ON bit changes from low to high.

Bit 2~0 T1RP2~T1RP0: TM1 CCRP 3-bit register, compared with the TM1 Counter bit 9~bit 7

Comparator P Match Period

000: 1024 TM1 clocks 001: 128 TM1 clocks 010: 256 TM1 clocks 011: 384 TM1 clocks 100: 512 TM1 clocks 101: 640 TM1 clocks 110: 768 TM1 clocks 111: 896 TM1 clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the T1CCLR bit is set to zero. Setting the T1CCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

• TM1C1 Register - 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	T1AM1	T1AM0	T1AIO1	T1AIO0	T1AOC	T1APOL	T1CDN	T1CCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 T1AM1~T1AM0: Select TM1 CCRA Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the T1AM1 and T1AM0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4 T1AIO1~T1AIO0: Select TP1A output function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Mode/ Single Pulse Output Mode

00: Force inactive state

01: Force active state

10: PWM output

11: Single pulse output

Capture Input Mode

00: Input capture at rising edge of TP1A

01: Input capture at falling edge of TP1A

10: Input capture at falling/rising edge of TP1A

11: Input capture disabled

Timer/counter Mode

Unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

Rev. 1.10 113 February 1, 2010



In the Compare Match Output Mode, the T1AIO1 and T1AIO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the T1AOC bit in the TM1C1 register. Note that the output level requested by the T1AIO1 and T1AIO0 bits must be different from the initial value setup using the T1AOC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the T1ON bit from low to high.

Bit 3 T1AOC: TP1A Output control bit

Compare Match Output Mode

0: Initial low 1: Initial high

PWM Mode/ Single Pulse Output Mode

0: Active low 1: Active high

This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.

Bit 2 T1APOL: TP1A Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the TP1A output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode.

Bit 1 T1CDN: TM1 Counter count up or down flag

0: Count up

1: Count down

Bit 0 T1CCLR: Select TM1 Counter clear condition

0: TM1 Comparator P match

1: TM1 Comparator A match

This bit is used to select the method which clears the counter. Remember that the Enhanced TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the T1CCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The T1CCLR bit is not used in the PWM, Single Pulse or Input Capture Mode.

Rev. 1.10 114 February 1, 2010



• TM1C2 Register - 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	T1BM1	T1BM0	T1BIO1	T1BIO0	T1BOC	T1BPOL	T1PWM1	T1PWM0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 T1BM1~T1BM0: Select TM1 CCRB Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Mode or Single Pulse Output Mode

11: Timer/Counter mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the T1BM1 and T1BM0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4 T1BIO1~T1BIO0: Select TP1B_0, TP1B_1, TP1B_2 output function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Mode/Single Pulse Output Mode

00: Force inactive state

01: Force active state

10: PWM output

11: Single pulse output

Capture Input Mode

00: Input capture at rising edge of TP1B 0, TP1B 1, TP1B 2

01: Input capture at falling edge of TP1B_0, TP1B_1, TP1B_2

10: Input capture at falling/rising edge of TP1B_0, TP1B_1, TP1B_2

11: Input capture disabled

Timer/counter Mode

Unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the T1BIO1 and T1BIO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the T1BOC bit in the TM1C2 register. Note that the output level requested by the T1BIO1 and T1BIO0 bits must be different from the initial value setup using the T1BOC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the T1ON bit from low to high.

Bit 3 T1BOC: TP1B_0, TP1B_1, TP1B_2 Output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Mode/ Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.

Rev. 1.10 115 February 1, 2010



Bit 2 T1BPOL: TP1B_0, TP1B_1, TB1B_2 Output polarity Control

0: Non-invert 1: Invert

This bit controls the polarity of the TP1B_0, TP1B_1, TP1B_2 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the

TM is in the Timer/Counter Mode.

Bit 1~0 T1PWM1~T1PWM0: Select PWM Mode

00: Edge aligned

01: Centre aligned, compare match on count up 10: Centre aligned, compare match on count down

11: Centre aligned, compare match on count up or down

• TM1DL Register - 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM1DL: TM1 Counter Low Byte Register bit 7~bit 0

TM1 10-bit Counter bit 7~bit 0

• TM1DH Register - 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	_		_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TM1DH: TM1 Counter High Byte Register bit 1~bit 0

TM1 10-bit Counter bit 9~bit 8

• TM1AL Register - 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM1AL: TM1 CCRA Low Byte Register bit 7~bit 0

TM1 10-bit CCRA bit 7~bit 0

• TM1AH Register - 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name		_	_	_		_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TM1AH: TM1 CCRA High Byte Register bit 1~bit 0

TM1 10-bit CCRA bit 9~bit 8

Rev. 1.10 116 February 1, 2010



• TM1BL Register - 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 ~ 0 TM1BL: TM1 CCRB Low Byte Register bit 7~bit 0
TM1 10-bit CCRB bit 7~bit 0

• TM1BH Register - 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name		_		_		_	D9	D8
R/W		_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TM1BH: TM1 CCRB High Byte Register bit 1~bit 0

TM1 10-bit CCRB bit 9 ~ bit 8

Enhanced Type TM Operating Modes

The Enhanced Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the TnAM1 and TnAM0 bits in the TMnC1, and the TnBM1 and TnBM0 bits in the TMnC2 register.

ETM Operating Mode	CCRA Compare Match Output Mode	CCRA Timer/Coun- ter Mode	CCRA PWM Output Mode	CCRA Single Pulse Output Mode	CCRA Input Capture Mode
CCRB Compare Match Output Mode	√	√	√		_
CCRB Timer/Counter Mode	√	√	√	_	_
CCRB PWM Output Mode	√	√	√	_	_
CCRB Single Pulse Output Mode	_	_	_	√	_
CCRB Input Capture Mode	√	√	√	_	V

Compare Output Mode

To select this mode, bits TnAM1, TnAM0 and TnBM1, TnBM0 in the TMnC1/TMnC2 registers should be all cleared to zero. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both the TnAF and TnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.


If the TnCCLR bit in the TMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the TnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated.

Rev. 1.10 117 February 1, 2010



As the name of the mode suggests, after a comparison is made, the TM output pin, will change state. The TM output pin condition however only changes state when an TnAF or TnBF interrupt request flag is generated after a compare match occurs from Comparator A or Comparator B. The TnPF interrupt request flag, generated from a compare match from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state is determined by the condition of the TnAIO1 and TnAIO0 bits in the TMnC1 register for ETM CCRA, and the TnBIO1 and TnBIO0 bits in the TMnC2 register for ETM CCRB. The TM output pin can

be selected using the TnAlO1, TnAlO0 bits (for the TPnA pin) and TnBlO1, TnBlO0 bits (for the TPnB_0, TPnB_1 or TPnB_2 pins) to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A or a compare match occurs from Comparator B. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnAOC or TnBOC bit for TPnA or TPnB_0, TPnB_1, TPnB_2 output pins. Note that if the TnAlO1,TnAlO0 and TnBlO1, TnBlO0 bits are zero then no pin change will take place.




ETM CCRA Compare Match Output Mode - TnCCLR = 0

Note: 1. With TnCCLR = 0 the Comparator P match will clear the counter

- 2. TPnA output pin controlled only by TnAF flag
- 3. Output pin reset to initial state by TnON bit rising edge

Rev. 1.10 118 February 1, 2010




ETM CCRB Compare Match Output Mode - TnCCLR = 0

Note: 1. With TnCCLR = 0 the Comparator P match will clear the counter

- 2. TPnB output pin controlled only by TnBF flag
- 3. Output pin reset to initial state by TnON bit rising edge

Rev. 1.10 119 February 1, 2010

other pin-shared function



ETM CCRA Compare Match Output Mode - TnCCLR = 1

Active High Output Select


Note: 1. With TnCCLR = 1 the Comparator A match will clear the counter

2. TPnA output pin controlled only by TnAF flag

Here TnAlO1, TnAlO0 = 11 Toggle Output Select

- 3. TPnA output pin reset to initial state by TnON rising edge
- 4. TnPF flags not generated when TnCCLR = 1

Rev. 1.10 120 February 1, 2010



ETM CCRB Compare Match Output Mode - TnCCLR = 1

Note: 1. With TnCCLR = 1 the Comparator A match will clear the counter

- 2. TPnB output pin controlled only by TnBF flag
- 3. TPnB output pin reset to initial state by TnON rising edge
- 4. TnPF flags not generated when TnCCLR = 1

Rev. 1.10 121 February 1, 2010

Timer/Counter Mode

To select this mode, bits TnAM1, TnAM0 and TnBM1, TnBM0 in the TMnC1 and TMnC2 register should all be set high. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, the required bit pairs, TnAM1, TnAM0 and TnBM1, TnBM0 should be set to 10 respectively and also the TnAIO1, TnAIO0 and TnBIO1, TnBIO0 bits should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit is used to determine in which way the PWM period is controlled. With the TnCCLR bit set high, the PWM period

can be finely controlled using the CCRA registers. In this case the CCRB registers are used to set the PWM duty value (for TPnB output pins). The CCRP bits are not used and TPnA output pin is not used. The PWM output can only be generated on the TPnB output pins. With the TnCCLR bit cleared to zero, the PWM period is set using one of the eight values of the three CCRP bits, in multiples of 128. Now both CCRA and CCRB registers can be used to setup different duty cycle values to provide dual PWM outputs on their relative TPnA and TPnB pins.

The TnPWM1 and TnPWM0 bits determine the PWM alignment type, which can be either edge or centre type. In edge alignment, the leading edge of the PWM signals will all be generated concurrently when the counter is reset to zero. With all power currents switching on at the same time, this may give rise to problems in higher power applications. In centre alignment the centre of the PWM active signals will occur sequentially, thus reducing the level of simultaneous power switching currents.

Interrupt flags, one for each of the CCRA, CCRB and CCRP, will be generated when a compare match occurs from either the Comparator A, Comparator B or Comparator P. The TnAOC and TnBOC bits in the TMnC1 and TMnC2 register are used to select the required polarity of the PWM waveform while the two TnAIO1, TnAIO0 and TnBIO1, TnBIO0 bits pairs are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnAPOL and TnBPOL bit are used to reverse the polarity of the PWM output waveform.

• ETM, PWM Mode, Edge-aligned Mode, TnCCLR=0

CCRP	001b	010b	011b	100b	101b	110b	111b	000b			
Period	128	256	384	512	640	768	896	1024			
A Duty	CCRA										
B Duty		CCRB									

• ETM, PWM Mode, Edge-aligned Mode, TnCCLR=1

CCRA	1	2	3	511	512	1021	1022	1023		
Period	1	2	3	511	512	1021	1022	1023		
B Duty		CCRB								


• ETM, PWM Mode, Center-aligned Mode, TnCCLR=0

CCRP	001b	010b	011b	100b	101b	110b	111b	000b			
Period	256	512	768	1024	1280	1536	1792	2046			
A Duty	(CCRA×2)-1										
B Duty		(CCRB×2)-1									

• ETM, PWM Mode, Center-aligned Mode, TnCCLR=1

CCRA	1	2	3	511	512	1021	1022	1023	
Period	2	4	6	1022	1024	2042	2044	2046	
B Duty	(CCRB×2)-1								


Rev. 1.10 122 February 1, 2010



Note: 1. Here TnCCLR = 0 therefore CCRP clears counter and determines PWM period

- 2. Internal PWM function continues even when TnAIO1, TnAIO0 (or TnBIO1, TnBIO0) = 00 or 01
- 3. CCRA controls TPnA PWM duty and CCRB controls TPnB PWM duty

Rev. 1.10 123 February 1, 2010




PWM Mode - Edge Aligned

Note: 1. Here TnCCLR = 1 therefore CCRA clears counter and determines PWM period

2. Internal PWM function continues even when TnBIO1, TnBIO0 = 00 or 01

3. CCRA controls TPnB PWM period and CCRB controls TPnB PWM duty

Rev. 1.10 124 February 1, 2010




PWM Mode – Centre Aligned

Note: 1. Here TnCCLR = 0 therefore CCRP clears counter and determines PWM period

- 2. TnPWM1/TnPWM0 = 11 therefore PWM is centre aligned
- 3. Internal PWM function continues even when TnAlO1, TnAlO0 (or TnBlO1, TnBlO0) = 00 or 01
- 4. CCRA controls TPnA PWM duty and CCRB controls TPnB PWM duty
- 5. CCRP will generate an interrupt request when the counter decrements to its zero value.

Rev. 1.10 125 February 1, 2010



PWM Mode – Centre Aligned

Note: 1. Here TnCCLR = 1 therefore CCRA clears counter and determines PWM period

- 2. TnPWM1/TnPWM0 = 11 therefore PWM is centre aligned
- 3. Internal PWM function continues even when TnBIO1, TnBIO0 = 00 or 01
- 4. CCRA controls the TPnB PWM period and CCRB controls the TPnB PWM duty
- 5. CCRP will generate an interrupt request when the counter decrements to its zero value.

Rev. 1.10 126 February 1, 2010


Single Pulse Output Mode

To select this mode, the required bit pairs, TnAM1, TnAM0 and TnBM1, TnBM0 should be set to 10 respectively and also the corresponding TnAIO1, TnAIO0 and TnBIO1, TnBIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the TM output pin.


The trigger for the pulse TPnA output leading edge is a low to high transition of the TnON bit, which can be implemented using the application program. The trigger for the pulse TPnB output leading edge is a compare match from Comparator B, which can be implemented using the application program. However in the Single Pulse Mode, the TnON bit can also be made to automatically change from low to high using the external TCKn pin, which will in turn initiate the Single Pulse output of TPnA. When the TnON bit transitions to a high level, the counter will start running and the pulse leading edge of

TPnA will be generated. The TnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge of TPnA and TPnB will be generated when the TnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the TnON bit and thus generate the Single Pulse output trailing edge of TPnA and TPnB. In this way the CCRA value can be used to control the pulse width of TPnA. The CCRA-CCRB value can be used to control the pulse width of TPnB. A compare match from Comparator A and Comparator B will also generate TM interrupts. The counter can only be reset back to zero when the TnON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The TnCCLR bit is also not used.



Rev. 1.10 127 February 1, 2010



ETM - Single Pulse Mode

Rev. 1.10 128 February 1, 2010




Capture Input Mode

To select this mode bits TnAM1, TnAM0 and TnBM1, TnBM0 in the TMnC1 and TMnC2 registers should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the TPnA and TPnB_0, TPnB_1, TPnB_2 pins, whose active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the TnAIO1, TnAIO0 and TnBIO1, TnBIO0 bits in the TMnC1 and TMnC2 registers. The counter is started when the TnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the TPnA and TPnB_0, TPnB_1, TPnB_2 pins the present value in the counter will be latched into the CCRA and CCRB registers and a TM interrupt generated. Irrespective of what events occur on the TPnA and TPnB_0, TPnB_1, TPnB_2 pins the counter will continue to free run until the TnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to

zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a TM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The TnAlO1, TnAlO0 and TnBlO1, TnBlO0 bits can select the active trigger edge on the TPnA and TPnB_0, TPnB_1, TPnB_2 pins to be a rising edge, falling edge or both edge types. If the TnAlO1, TnAlO0 and TnBlO1, TnBlO0 bits are both set high, then no capture operation will take place irrespective of what happens on the TPnA and TPnB_0, TPnB_1, TPnB_2 pins, however it must be noted that the counter will continue to run.

As the TPnA and TPnB_0, TPnB_1, TPnB_2 pins are pin shared with other functions, care must be taken if the TM is in the Capture Input Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The TnCCLR, TnAOC, TnBOC, TnAPOL and TnBPOL bits are not used in this mode.




ETM CCRA Capture Input Mode

Note: 1. TnAM1, TnAM0 = 01 and active edge set by TnAIO1 and TnAIO0 bits

- 2. TM Capture input pin active edge transfers counter value to CCRA
- 3. TnCCLR bit not used
- 4. No output function TnAOC and TnAPOL bits not used
- 5. CCRP sets counter maximum value

Rev. 1.10 129 February 1, 2010



ETM CCRB Capture Input Mode

Note: 1. TnBM1, TnBM0 = 01 and active edge set by TnBIO1 and TnBIO0 bits

2. TM Capture input pin active edge transfers counter value to CCRB

3. TnCCLR bit not used

4. No output function - TnBOC and TnBPOL bits not used

5. CCRP sets counter maximum value

Rev. 1.10 130 February 1, 2010



Analog to Digital Converter

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Overview

The devices contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into either a 12-bit digital value.

Part No.	Input Channels	A/D Channel Select Bits	Input Pins
HT66F20 HT66F30 HT66F40 HT66F50	8	ACS4, ACS2~ACS0	AN0~AN7
HT66F60	12	ACS4, ACS3~ACS0	AN0~AN11

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.

A/D Converter Register Description

Overall operation of the A/D converter is controlled using six registers. A read only register pair exists to store the ADC data 12-bit value. The remaining three or four registers are control registers which setup the operating and control function of the A/D converter.


Register				В	it			
Name	7	6	5	4	3	2	1	0
ADRL(ADRFS=0)	D3	D2	D1	D0	_	_	_	_
ADRL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
ADRH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
ADRH(ADRFS=1)	_	_	_	_	D11	D10	D9	D8
ADCR0	START	EOCB	ADOFF	ADRFS	_	ACS2	ACS1	ACS0
ADCR1	ACS4	V125EN	_	VREFS	_	ADCK2	ADCK1	ADCK0
ACERL	ACE7	ACE6	ACE5	ACE4	ACE3	ACE2	ACE1	ACE0

HT66F20/HT66F30/HT66F40/HT66F50 A/D Converter Register List

					:4			
Register				В	it			
Name	7	6	5	4	3	2	1	0
ADRL(ADRFS=0)	D3	D2	D1	D0	_	_		_
ADRL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
ADRH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
ADRH(ADRFS=1)	_	_	_	_	D11	D10	D9	D8
ADCR0	START	EOCB	ADOFF	ADRFS	ACS3	ACS2	ACS1	ACS0
ADCR1	ACS4	V125EN	_	VREFS	_	ADCK2	ADCK1	ADCK0
ACERL	ACE7	ACE6	ACE5	ACE4	ACE3	ACE2	ACE1	ACE0
ACERH	_	_	_	_	ACE11	ACE10	ACE9	ACE8

HT66F60 A/D Converter Register List

Rev. 1.10 131 February 1, 2010



A/D Converter Data Registers – ADRL, ADRH

As the devices contain an internal 12-bit A/D converter, they require two data registers to store the converted value. These are a high byte register, known as ADRH, and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the ADCR0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero.

ADDES		ADRH								ADRL						
ADRFS	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Data Registers

A/D Converter Control Registers – ADCR0, ADCR1, ACERL, ACERH

To control the function and operation of the A/D converter, three or four control registers known as ADCR0, ADCR1, ACERL and ACERH are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter end of conversion status. The ACS3~ACS0 bits in the ADCR0 register and ACS4 bit is the ADCR1 register define the ADC input channel number. As the device contains only one actual analog to digital converter hardware circuit, each of the individual 8 or 12 analog inputs must be routed to the converter. It is the function of the ACS4~ACS0 bits to determine which analog channel input pins or internal 1.25V is actually connected to the internal A/D converter.

The ACERH and ACERL control registers contain the ACER11~ACER0 bits which determine which pins on Port A, PE6, PE7, PF0 and PF1 are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. Setting the corresponding bit high will select the A/D input function, clearing the bit to zero will select either the I/O or other pin-shared function. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistors connected to these pins will be automatically removed if the pin is selected to be an A/D input.

Rev. 1.10 132 February 1, 2010



• ADCR0 Register

+ HT66F20/HT66F30/HT66F40/HT66F50

Bit	7	6	5	4	3	2	1	0
Name	START	EOCB	ADOFF	ADRFS		ACS2	ACS1	ACS0
R/W	R/W	R	R/W	R/W		R/W	R/W	R/W
POR	0	1	1	0	_	0	0	0

Bit 7 START: Start the A/D conversion

 $0\rightarrow 1\rightarrow 0$: start

0→1 : reset the A/D converter and set EOCB to "1"

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process. When the bit is set high the A/D converter will be reset.

Bit 6 **EOCB**: End of A/D conversion flag

0: A/D conversion ended1: A/D conversion in progress

This read only flag is used to indicate when an A/D conversion process has completed. When the conversion process is running the bit will be high.

Bit 5 ADOFF : ADC module power on/off control bit

0: ADC module power on 1: ADC module power off

This bit controls the power to the A/D internal function. This bit should be cleared to zero to enable the A/D converter. If the bit is set high then the A/D converter will be switched off reducing the device power consumption. As the A/D converter will consume a limited amount of power, even when not executing a conversion, this may be an important consideration in power sensitive battery powered applications.

Note: 1. it is recommended to set ADOFF=1 before entering IDLE/SLEEP Mode for saving power.

2. ADOFF=1 will power down the ADC module.

Bit 4 ADRFS: ADC Data Format Control

0: ADC Data MSB is ADRH bit 7, LSB is ADRL bit 4 1: ADC Data MSB is ADRH bit 3, LSB is ADRL bit 0

This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D data register section.

Bit 3 unimplemented, read as "0"

Bit 2~0 ACS2, ACS1, ACS0: Select A/D channel (when ACS4 is "0")

000: AN0 001: AN1 010: AN2 011: AN3 100: AN4 101: AN5 110: AN6 111: AN7

These are the A/D channel select control bits. As there is only one internal hardware A/D converter each of the eight A/D inputs must be routed to the internal converter using these bits. If bit ACS4 in the ADCR1 register is set high then the internal 1.25V will be routed to the A/D Converter.

Rev. 1.10 133 February 1, 2010



ADCR0 Register

• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	START	EOCB	ADOFF	ADRFS	ACS3	ACS2	ACS1	ACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	1	0	0	0	0	0

Bit 7 START: Start the A/D conversion

 $0\rightarrow 1\rightarrow 0$: start

0→1 : reset the A/D converter and set EOCB to "1"

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process. When the bit is set high the A/D converter will be reset.

Bit 6 **EOCB**: End of A/D conversion flag

0: A/D conversion ended 1: A/D conversion in progress

This read only flag is used to indicate when an A/D conversion process has completed. When the conversion process is running the bit will be high.

Bit 5 ADOFF : ADC module power on/off control bit

0: ADC module power on 1: ADC module power off

This bit controls the power to the A/D internal function. This bit should be cleared to zero to enable the A/D converter. If the bit is set high then the A/D converter will be switched off reducing the device power consumption. As the A/D converter will consume a limited amount of power, even when not executing a conversion, this may be an important consideration in power sensitive battery powered applications.

Note: 1. it is recommended to set ADOFF=1 before entering IDLE/SLEEP Mode for saving power.

2. ADOFF=1 will power down the ADC module.

Bit 4 ADRFS: ADC Data Format Control

0: ADC Data MSB is ADRH bit 7, LSB is ADRL bit 4 1: ADC Data MSB is ADRH bit 3, LSB is ADRL bit 0

This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D data register section.

Bit 3~0 ACS3, ACS2, ACS1, ACS0: Select A/D channel (when ACS4 is "0")

0000: AN0 0001: AN1 0010: AN2 0011: AN3 0100: AN4 0101: AN5 0110: AN6 0111: AN7 1000: AN8 1001: AN9 1010: AN10

1011: AN11

1100~1111: undefined, can't be used

These are the A/D channel select control bits. As there is only one internal hardware A/D converter each of the eight A/D inputs must be routed to the internal converter using these bits. If bit ACS4 in the ADCR1 register is set high then the internal 1.25V will be routed to the A/D Converter.

Rev. 1.10 134 February 1, 2010



• ADCR1 Register

Bit	7	6	5	4	3	2	1	0
Name	ACS4	V125EN		VREFS	_	ADCK2	ADCK1	ADCK0
R/W	R/W	R/W		R/W	_	R/W	R/W	R/W
POR	0	0		0	_	0	0	0

Bit 7 ACS4: Selecte Internal 1.25V as ADC input Control

0: Disable 1: Enable

This bit enables 1.25V to be connected to the A/D converter. The V125EN bit must first have been set to enable the bandgap circuit 1.25V voltage to be used by the A/D converter. When the ACS4 bit is set high, the bandgap 1.25V voltage will be routed to the A/D converter and the other A/D input channels disconnected.

Bit 6 V125EN: Internal 1.25V Control

0: Disable 1: Enable

This bit controls the internal Bandgap circuit on/off function to the A/D converter. When the bit is set high the bandgap voltage 1.25V can be used by the A/D converter. If 1.25V is not used by the A/D converter and the LVR/LVD function is disabled then the bandgap reference circuit will be automatically switched off to conserve power. When 1.25V is switched on for use by the A/D converter, a time t_{BG} should be allowed for the bandgap circuit to stabilise before implementing an A/D conversion.

Bit 5 unimplemented, read as "0"

Bit 4 VREFS: Selecte ADC reference voltage

0: Internal ADC power

1: VREF pin

This bit is used to select the reference voltage for the A/D converter. If the bit is high, then the A/D converter reference voltage is supplied on the external VREF pin. If the pin is low, then the internal reference is used which is taken from the power supply pin VDD.

Bit 3 unimplemented, read as "0"

Bit 2~0 ADCK2, ADCK1, ADCK0: Select ADC clock source

 $\begin{array}{c} 000: \, f_{SYS} \\ 001: \, f_{SYS}/2 \\ 010: \, f_{SYS}/4 \\ 011: \, f_{SYS}/8 \\ 100: \, f_{SYS}/16 \\ 101: \, f_{SYS}/32 \\ 110: \, f_{SYS}/64 \\ 111: \, Undefined \end{array}$

These three bits are used to select the clock source for the A/D converter.

Rev. 1.10 135 February 1, 2010



• ACERL Register

Bit	7	6	5	4	3	2	1	0
Name	ACE7	ACE6	ACE5	ACE4	ACE3	ACE2	ACE1	ACE0
R/W								
POR	1	1	1	1	1	1	1	1

Bit 7 ACE7: Define PA7 is A/D input or not

0: Not A/D input 1: A/D input, AN7

Bit 6 ACE6: Define PA6 is A/D input or not

0: Not A/D input 1: A/D input, AN6

Bit 5 ACE5: Define PA5 is A/D input or not

0: Not A/D input 1: A/D input, AN5

Bit 4 ACE4: Define PA4 is A/D input or not

0: Not A/D input 1: A/D input, AN4

Bit 3 ACE3: Define PA3 is A/D input or not

0: Not A/D input 1: A/D input, AN3

Bit 2 ACE2: Define PA2 is A/D input or not

0: Not A/D input 1: A/D input, AN2

Bit 1 ACE1: Define PA1 is A/D input or not

0: Not A/D input 1: A/D input, AN1

Bit 0 ACE0: Define PA0 is A/D input or not

0: Not A/D input 1: A/D input, AN0

ACERH Register

• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	_	_		_	ACE11	ACE10	ACE9	ACE8
R/W	_	_		_	R/W	R/W	R/W	R/W
POR	_	_	_	_	1	1	1	1

Bit 7~4 unimplemented, read as "0"

Bit 3 ACE11: Define PF1 is A/D input or not

0: Not A/D input 1: A/D input, AN11

Bit 2 ACE10: Define PF0 is A/D input or not

0: Not A/D input 1: A/D input, AN10

Bit 1 ACE9: Define PE7 is A/D input or not

0: Not A/D input 1: A/D input, AN9

Bit 0 ACE8: Define PE6 is A/D input or not

0: Not A/D input 1: A/D input, AN8

Rev. 1.10 136 February 1, 2010

A/D Operation

The START bit in the ADCR0 register is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated. When the START bit is brought from low to high but not low again, the EOCB bit in the ADCR0 register will be set high and the analog to digital converter will be reset. It is the START bit that is used to control the overall start operation of the internal analog to digital converter.

The EOCB bit in the ADCR0 register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically set to "0" by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can be used to poll the EOCB bit in the ADCR0 register to check

whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the ADCK2~ADCK0 bits in the ADCR1 register.

Although the A/D clock source is determined by the system clock $f_{\rm SYS}$, and by bits ADCK2~ADCK0, there are some limitations on the maximum A/D clock source speed that can be selected. As the minimum value of permissible A/D clock period, $t_{\rm ADCK}$, is $0.5\mu \rm s$, care must be taken for system clock frequencies equal to or greater than 4MHz. For example, if the system clock operates at a frequency of 4MHz, the ADCK2~ADCK0 bits should not be set to "000". Doing so will give A/D clock periods that are less than the minimum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where, depending upon the device, special care must be taken, as the values may be less than the specified minimum A/D Clock Period.

	A/D Clock Period (t _{ADCK})									
f _{SYS}	ADCK2, ADCK1, ADCK0 = 000 (f _{SYS})	ADCK2, ADCK1, ADCK0 = 001 (f _{SYS} /2)	ADCK2, ADCK1, ADCK0 = 010 (f _{SYS} /4)	ADCK2, ADCK1, ADCK0 = 011 (f _{SYS} /8)	ADCK2, ADCK1, ADCK0 = 100 (fsys/16)	ADCK2, ADCK1, ADCK0 = 101 (f _{SYS} /32)	ADCK2, ADCK1, ADCK0 = 110 (fsys/64)	ADCK2, ADCK1, ADCK0 = 111		
1MHz	1μs	2μs	4μs	8µs	16μs	32μs	64μs	Undefined		
2MHz	500ns	1μs	2μs	4μs	8µs	16μs	32μs	Undefined		
4MHz	250ns*	500ns	1μs	2μs	4μs	8µs	16μs	Undefined		
8MHz	125ns*	250ns*	500ns	1μs	2μs	4μs	8µs	Undefined		
12MHz	83ns*	167ns*	333ns*	667ns	1.33µs	2.67μs	5.33µs	Undefined		

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADOFF bit in the ADCR0 register. This bit must be zero to power on the A/D converter. When the ADOFF bit is cleared to zero to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs by clearing the ACE11~ACE0 bits in the ACERH and ACERL registers, if the ADOFF bit is zero then some power will still be consumed. In power conscious applications it is therefore recommended that the ADOFF is set high to reduce power consumption when the A/D converter function is not being used.

The reference voltage supply to the A/D Converter can be supplied from either the positive power supply pin, VDD, or from an external reference sources supplied on pin VREF. The desired selection is made using the VREFS bit. As the VREF pin is pin-shared with other functions, when the VREFS bit is set high, the VREF pin function will be selected and the other pin functions will be disabled automatically.

A/D Input Pins


All of the A/D analog input pins are pin-shared with the I/O pins on Port A, PE6, PF7, PF0 or PF1 as well as other functions. The ACE11~ ACE0 bits in the ACERH and ACERL registers, determine whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the ACE11~ ACE0 bits for its corresponding pin is set high then the pin will be setup to be an A/D converter input and the original pin functions disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D

Rev. 1.10 137 February 1, 2010



pin as an input in the PAC, PEC or PFC port control register to enable the A/D input as when the ACE11~ ACE0 bits enable an A/D input, the status of the port control register will be overridden.

The A/D converter has its own reference voltage pin, VREF, however the reference voltage can also be supplied from the power supply pin, a choice which is made through the VREFS bit in the ADCR1 register. The analog input values must not be allowed to exceed the value of VREF.



A/D Input Structure

Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits ADCK2~ADCK0 in the ADCR1 register.

• Step 2

Enable the A/D by clearing the ADOFF bit in the ADCR0 register to zero.

• Step 3

Select which channel is to be connected to the internal A/D converter by correctly programming the ACS4~ACS0 bits which are also contained in the ADCR1 and ADCR0 register.

• Step 4

Select which pins are to be used as A/D inputs and configure them by correctly programming the ACE11~ACE0 bits in the ACERH and ACERL registers.

• Step 5

If the interrupts are to be used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bit, EADI, must both be set high to do this.


Step 6

The analog to digital conversion process can now be initialised by setting the START bit in the ADCR register from low to high and then low again. Note that this bit should have been originally cleared to zero.

• Step 7

To check when the analog to digital conversion process is complete, the EOCB bit in the ADCR0 register can be polled. The conversion process is complete when this bit goes low. When this occurs the A/D data registers ADRL and ADRH can be read to obtain the conversion value. As an alternative method, if the interrupts are enabled and the stack is not full, the program can wait for an A/D interrupt to occur.

Note: When checking for the end of the conversion process, if the method of polling the EOCB bit in the ADCR0 register is used, the interrupt enable step above can be omitted.



Rev. 1.10 138 February 1, 2010



The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is $16t_{\text{ADCK}}$ where t_{ADCK} is equal to the A/D clock period.

Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by setting bit ADOFF high in the ADCR0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Transfer Function

As the devices contain a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the V_{DD} or V_{REF} voltage, this gives a single bit analog input

value of V_{DD} or V_{REF} divided by 4096.

1 LSB= $(V_{DD} \text{ or } V_{REF}) \div 4096$

The A/D Converter input voltage value can be calculated using the following equation:


A/D input voltage =

A/D output digital value × (V_{DD} or V_{REF}) ÷ 4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the $V_{\mbox{\scriptsize DD}}$ or $V_{\mbox{\scriptsize REF}}$ level.

A/D Programming Example

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.



Ideal A/D Transfer Function

Rev. 1.10 139 February 1, 2010

reti

HT66F20/HT66F30/HT66F40/HT66F50/HT66F60 HT66FU30/HT66FU40/HT66FU50/HT66FU60

```
Example: using an EOCB polling method to detect the end of conversion
                           ; disable ADC interrupt
    clr EADI
    mov a,03H
    mov ADCR1,a
                           ; select f_{\text{SYS}}/8 as A/D clock and switch off 1.25V
    clr ADOFF
    mov a,0Fh
                            ; setup ACERL and ACERH to configure pins AN0~AN3
    mov ACERL, a
    mov a,00h
    mov ACERH, 00h
                           ; ACERH is only for HT66F60
    mov a,00h
                           ; enable and connect ANO channel to A/D converter
    mov ADCRO, a
start conversion:
    clr START
                            ; high pulse on start bit to initiate conversion
    set START
                            ; reset A/D
    clr START
                            ; start A/D
polling_EOC:
    sz EOCB
                            ; poll the ADCRO register EOCB bit to detect end
                            ; of A/D conversion
    jmp polling EOC
                            ; continue polling
    mov a, ADRL
                            ; read low byte conversion result value
    mov ADRL_buffer,a ; save result to user defined register
                          ; read high byte conversion result value
; save result to user defined register
    mov a, ADRH
    mov ADRH buffer,a
    jmp start conversion ; start next a/d conversion
Example: using the interrupt method to detect the end of conversion
    clr EADI
                    ; disable ADC interrupt
    mov a,03H
    mov ADCR1,a
                           ; select f_{\text{SYS}}/8 as A/D clock and switch off 1.25V
    Clr ADOFF
    mov a,0Fh
                            ; setup ACERL and ACERH to configure pins ANO~AN3
    mov ACERI.a
    mov a,00h
    mov ACERH,00h
                           ; ACERH is only for HT66F60
    mov a,00h
    mov ADCRO, a
                            ; enable and connect ANO channel to A/D converter
Start conversion:
    clr START
                            ; high pulse on START bit to initiate conversion
    set START
                            ; reset A/D
    clr START
clr ADF
                            ; start A/D
                            ; clear ADC interrupt request flag
    set EADI
                            ; enable ADC interrupt
    set EMI
                            ; enable global interrupt
; ADC interrupt service routine
ADC ISR:
                           ; save ACC to user defined memory
    mov acc stack,a
    mov a, STATUS
    mov status stack,a ; save STATUS to user defined memory
                         ; read low byte conversion result value
; save result to user defined register
; read high byte conversion result value
    mov a, ADRL
    mov adrl_buffer,a
    mov a, ADRH
    mov adrh buffer, a ; save result to user defined register
EXIT_INT_ISR:
    mov a, status stack
                         ; restore STATUS from user defined memory ; restore ACC from user defined memory
    mov STATUS, a
    mov a,acc_stack
```



Comparators

Two independent analog comparators are contained within these devices. These functions offer flexibility via their register controlled features such as power-down, polarity select, hysteresis etc. In sharing their pins with normal I/O pins the comparators do not waste precious I/O pins if there functions are otherwise unused.

Comparator Operation

The device contains two comparator functions which are used to compare two analog voltages and provide an output based on their difference. Full control over the two internal comparators is provided via two control registers, CP0C and CP1C, one assigned to each comparator. The comparator output is recorded via a bit in their respective control register, but can also be transferred out onto a shared I/O pin. Additional comparator functions include, output polarity, hysteresis functions and power down control.

Any pull-high resistors connected to the shared comparator input pins will be automatically disconnected when the comparator is enabled. As the comparator inputs approach their switching level, some spurious output signals may be generated on the comparator output due to the slow rising or falling nature of the input signals. This can be minimised by selecting the hysteresis function will apply a small amount of positive feedback to the comparator. Ideally the comparator should switch at the point where the positive and negative inputs signals are at the same voltage level, however, unavoidable input offsets introduce some uncertainties here. The hysteresis function, if enabled, also increases the switching offset value.

Comparator Registers

There are two registers for overall comparator operation, one for each comparator. As corresponding bits in the two registers have identical functions, they following register table applies to both registers.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
CP0C	C0SEL	C0EN	C0POL	C0OUT	COOS	_		C0HYEN		
CP1C	C1SEL	C1EN	C1POL	C1OUT	C10S	_	_	C1HYEN		

Comparator Registers List

Comparator Interrupt

Each also possesses its own interrupt function. When any one of the changes state, its relevant interrupt flag will be set, and if the corresponding interrupt enable bit is set, then a jump to its relevant interrupt vector will be executed. Note that it is the changing state of the COOUT or C1OUT bit and not the output pin which generates an interrupt. If the microcontroller is in the SLEEP or IDLE Mode and the Comparator is enabled, then if the external input lines cause the Comparator output to change state, the resulting generated interrupt flag will also generate a wake-up. If it is required to disable a wake-up from occurring, then the interrupt flag should be first set high before entering the SLEEP or IDLE Mode.

Programming Considerations

If the comparator is enabled, it will remain active when the microcontroller enters the SLEEP or IDLE Mode, however as it will consume a certain amount of power, the user may wish to consider disabling it before the SLEEP or IDLE Mode is entered.

As comparator pins are shared with normal I/O pins the I/O registers for these pins will be read as zero (port control register is "1") or read as port data register value (port control register is "0") if the comparator function is enabled.

Rev. 1.10 141 February 1, 2010



• CP0C Register

Bit	7	6	5	4	3	2	1	0
Name	C0SEL	C0EN	C0POL	C0OUT	COOS			C0HYEN
R/W	R/W	R/W	R/W	R	R/W	_	_	R/W
POR	1	0	0	0	0	_	_	1

Bit 7 COSEL: Select Comparator pins or I/O pins

0: I/O pin select

1: Comparator pin select

This is the Comparator pin or I/O pin select bit. If the bit is high the comparator will be selected and the two comparator input pins will be enabled. As a result, these two pins will lose their I/O pin functions. Any pull-high configuration options associated with the comparator shared pins will also be automatically disconnected.

Bit 6 **C0EN**: Comparator On/Off control

0: Off 1: On

This is the Comparator on/off control bit. If the bit is zero the comparator will be switched off and no power consumed even if analog voltages are applied to its inputs. For power sensitive applications this bit should be cleared to zero if the comparator is not used or before the device enters the SLEEP or IDLE mode.

Bit 5 **COPOL**: Comparator output polarity

0: output not inverted1: output inverted

This is the comparator polarity bit. If the bit is zero then the COOUT bit will reflect the non-inverted output condition of the comparator. If the bit is high the comparator COOUT bit will be inverted.

Bit 4 **COOUT**: Comparator output bit

COPOL=0
0: C0+ < C01: C0+ > C0COPOL=1
0: C0+ > C01: C0+ < C0-

This bit stores the comparator output bit. The polarity of the bit is determined by the voltages on the comparator inputs and by the condition of the C0POL bit.

Bit 3 **C0OS**: Output path select

0: C0X pin
1: Internal use

This is the comparator output path select control bit. If the bit is set to "0" and the COSEL bit is "1" the comparator output is connected to an external COX pin. If the bit is set to "1" or the COSEL bit is "0" the comparator output signal is only used internally by the device allowing the shared comparator output pin to retain its normal I/O operation.

Bit 2~1 unimplemented, read as "0"

Bit 0 **COHYEN**: Hysteresis Control

0: Off 1: On

This is the hysteresis control bit and if set high will apply a limited amount of hysteresis to the comparator, as specified in the Comparator Electrical Characteristics table. The positive feedback induced by hysteresis reduces the effect of spurious switching near the comparator threshold.

Rev. 1.10 142 February 1, 2010



• CP1C Register

Bit	7	6	5	4	3	2	1	0
Name	C1SEL	C1EN	C1POL	C10UT	C1OS			C1HYEN
R/W	R/W	R/W	R/W	R	R/W	_	_	R/W
POR	1	0	0	0	0	_	_	1

Bit 7 C1SEL: Select Comparator pins or I/O pins

0: I/O pin select

1: Comparator pin select

This is the Comparator pin or I/O pin select bit. If the bit is high the comparator will be selected and the two comparator input pins will be enabled. As a result, these two pins will lose their I/O pin functions. Any pull-high configuration options associated with the comparator shared pins will also be automatically disconnected.

Bit 6 C1EN: Comparator On/Off control

0: Off 1: On

This is the Comparator on/off control bit. If the bit is zero the comparator will be switched off and no power consumed even if analog voltages are applied to its inputs. For power sensitive applications this bit should be cleared to zero if the comparator is not used or before the device enters the SLEEP or IDLE mode.

Bit 5 **C1POL**: Comparator output polarity

0: output not inverted1: output inverted

This is the comparator polarity bit. If the bit is zero then the C10UT bit will reflect the non-inverted output condition of the comparator. If the bit is high the comparator C10UT bit will be inverted.

Bit 4 C10UT: Comparator output bit

C1POL=0 0: C1+ < C1-1: C1+ > C1-C1POL=1 0: C1+ > C1-1: C1+ < C1-

This bit stores the comparator output bit. The polarity of the bit is determined by the voltages on the comparator inputs and by the condition of the C1POL bit.

Bit 3 C10S: Output path select

0: C1X pin
1: Internal use

This is the comparator output path select control bit. If the bit is set to "0" and the C1SEL bit is "1" the comparator output is connected to an external C1X pin. If the bit is set to "1" or the C1SEL bit is "0" the comparator output signal is only used internally by the device allowing the shared comparator output pin to retain its normal I/O operation.

Bit 2~1 unimplemented, read as "0"

Bit 0 C1HYEN: Hysteresis Control

0: Off 1: On

This is the hysteresis control bit and if set high will apply a limited amount of hysteresis to the comparator, as specified in the Comparator Electrical Characteristics table. The positive feedback induced by hysteresis reduces the effect of spurious switching near the comparator threshold.

Rev. 1.10 143 February 1, 2010



Serial Interface Module - SIM

These devices contain a Serial Interface Module, which includes both the four line SPI interface or the two line I²C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI or I²C based hardware such as sensors, Flash or EEPROM memory, etc. The SIM interface pins are pin-shared with other I/O pins therefore the SIM interface function must first be selected using a configuration option. As both interface types share the same pins and registers, the choice of whether the SPI or I2C type is used is made using the SIM operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the SIM pin-shared I/O are selected using pull-high control registers, and also if the SIM function is enabled.

SPI Interface


The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but this device provided only one \overline{SCS} pin. If the master


needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

• SPI Interface Operation

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and SCS. Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, SCK is the Serial Clock line and SCS is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I²C function pins, the SPI interface must first be enabled by selecting the SIM enable configuration option and setting the correct bits in the SIMC0 and SIMC2 registers. After the SPI configuration option has been configured it can also be additionally disabled or enabled using the SIMEN bit in the SIMC0 register. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single SCS pin only one slave device can be utilized. The SCS pin is controlled by software, set CSEN bit to "1" to enable SCS pin function, set CSEN bit to "0" the SCS pin will be floating state.



SPI Master/Slave Connection



Rev. 1.10 144 February 1, 2010



The SPI function in this device offers the following features:

- Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes
- · Transmission complete flag
- · Rising or falling active clock edge
- WCOL and CSEN bit enabled or disable select

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.

There are several configuration options associated with the SPI interface. One of these is to enable the SIM function which selects the SIM pins rather than normal I/O pins. Note that if the configuration option does not select the SIM function then the SIMEN bit in the SIMCO register will have no effect. Another two SPI configuration options determine if the CSEN and WCOL bits are to be used.

SPI Registers

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two registers SIMC0 and SIMC2. Note that the SIMC1 register is only used by the I²C interface.

Register		Bit									
Name	7	6	5	4	3	2	1	0			
SIMC0	SIM2	SIM1	SIM0	PCKEN	PCKP1	PCKP0	SIMEN	_			
SIMD	D7	D6	D5	D4	D3	D2	D1	D0			
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF			

SIM Registers List

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

• SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	х	Х	х

"x" unknown

Rev. 1.10 145 February 1, 2010



There are also two control registers for the SPI interface, SIMC0 and SIMC2. Note that the SIMC2 register also has the name SIMA which is used by the I^2 C function. The SIMC1 register is not used by the SPI function, only by the I^2 C function. Register SIMC0 is used to control the enable/disable function and to set the data transmission clock frequency. Although not connected with the SPI function, the SIMC0 register is also used to control the Peripheral Clock Prescaler. Register SIMC2 is used for other control functions such as LSB/MSB selection, write collision flag etc.

SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	PCKEN	PCKP1	PCKP0	SIMEN	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
POR	1	1	1	0	0	0	0	_

Bit 7~5 SIM2, SIM1, SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is $f_{SYS}/4$ 001: SPI master mode; SPI clock is $f_{SYS}/16$ 010: SPI master mode; SPI clock is $f_{SYS}/64$ 011: SPI master mode; SPI clock is f_{TBC}

100: SPI master mode; SPI clock is TM0 CCRP match frequency/2

101: SPI slave mode 110: I²C slave mode 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the $\rm I^2C$ or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from the TM0. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 PCKEN: PCK Output Pin Control

0: Disable 1: Enable

Bit 3~2 PCKP1, PCKP0: Select PCK output pin frequency

00: f_{SYS} 01: f_{SYS}/4 10: f_{SYS}/8

11: TM0 CCRP match frequency/2

Bit 1 SIMEN: SIM Control

0: Disable 1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and \overline{SCS} , or SDA and SCL lines will be in a floating condition and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I²C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 unimplemented, read as "0"

Rev. 1.10 146 February 1, 2010



• SIMC2 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 Undefined bit

This bit can be read or written by user software program.

Bit 5 **CKPOLB**: Determines the base condition of the clock line

0: the SCK line will be high when the clock is inactive

1: the SCK line will be low when the clock is inactive

The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.

Bit 4 CKEG: Determines SPI SCK active clock edge type

CKPOLB=0

0: SCK is high base level and data capture at SCK rising edge

1: SCK is high base level and data capture at SCK falling edge

CKPOLB=1

0: SCK is low base level and data capture at SCK falling edge

1: SCK is low base level and data capture at SCK rising edge

The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit.

Bit 3 MLS: SPI Data shift order

0: LSB

1: MSB

This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.

Bit 2 CSEN: SPI SCS pin Control

0: Disable

1: Enable

The CSEN bit is used as an enable/disable for the \overline{SCS} pin. If this bit is low, then the \overline{SCS} pin will be disabled and placed into a floating condition. If the bit is high the \overline{SCS} pin will be enabled and used as a select pin.

Note that using the CSEN bit can be disabled or enabled via configuration option.

Bit 1 WCOL: SPI Write Collision flag

0: No collision

1: Collision

The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared by the application program. Note that using the WCOL bit can be disabled or enabled via configuration option.

Bit 0 TRF: SPI Transmit/Receive Complete flag

0: Data is being transferred

1: SPI data transmission is completed

The TRF bit is the Transmit/Receive Complete flag and is set "1" automatically when an SPI data transmission is completed, but must set to "0" by the application program. It can be used to generate an interrupt.


Rev. 1.10 147 February 1, 2010


SPI Communication

After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is complete, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register.

The master should output an \overline{SCS} signal to enable the slave device before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the \overline{SCS} signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and \overline{SCS} signal for various configurations of the CKPOLB and CKEG bits.


The SPI will continue to function even in the IDLE Mode.






Rev. 1.10 148 February 1, 2010





Note: For SPI slave mode, if SIMEN=1 and CSEN=0, SPI is always enabled and ignores the SCS level.

SPI Slave Mode Timing - CKEG=1




SPI Transfer Control Flowchart

Rev. 1.10 149 February 1, 2010

I²C Interface

The I²C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.



I²C Master Slave Bus Connection


• I²C Interface Operation

The I²C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I²C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For these devices, which only operates in slave mode, there are two methods of transferring data on the I²C bus, the slave transmit mode and the slave receive mode.

There are several configuration options associated with the I²C interface. One of these is to enable the function which selects the SIM pins rather than normal I/O pins. Note that if the configuration option does not select the SIM function then the SIMEN bit in the

SIMC0 register will have no effect. A configuration option exists to allow a clock other than the system clock to drive the I²C interface. Another configuration option determines the debounce time of the I²C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 1 or 2 system clocks.



• I²C Registers

There are three control registers associated with the I²C bus, SIMC0, SIMC1 and SIMA and one data register, SIMD. The SIMD register, which is shown in the above SPI section, is used to store the data being transmitted and received on the I²C bus. Before the microcontroller writes data to the I²C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I²C bus, the microcontroller can read it from the SIMD register. Any transmission or reception of data from the I²C bus must be made via the SIMD register.

Note that the SIMA register also has the name SIMC2 which is used by the SPI function. Bit SIMEN and bits SIM2~SIM0 in register SIMC0 are used by the I²C interface.

Register		Bit									
Name	7	6	5	4	3	2	1	0			
SIMC0	SIM2	SIM1	SIM0	PCKEN	PCKP1	PCKP0	SIMEN	_			
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK			
SIMD	D7	D6	D5	D4	D3	D2	D1	D0			
SIMA	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	D0			

I²C Registers List

Rev. 1.10 150 February 1, 2010



• SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	PCKEN	PCKP1	PCKP0	SIMEN	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
POR	1	1	1	0	0	0	0	_

Bit 7~5 SIM2, SIM1, SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is $f_{SYS}/4$ 001: SPI master mode; SPI clock is $f_{SYS}/16$ 010: SPI master mode; SPI clock is $f_{SYS}/64$ 011: SPI master mode; SPI clock is f_{TBC}

100: SPI master mode; SPI clock is TM0 CCRP match frequency/2

101: SPI slave mode 110: I²C slave mode 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the $\rm I^2C$ or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from the TM0. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 PCKEN: PCK Output Pin Control

0: Disable 1: Enable

Bit 3~2 PCKP1, PCKP0: Select PCK output pin frequency

00: f_{SYS} 01: f_{SYS}/4 10: f_{SYS}/8

11: TM0 CCRP match frequency/2

Bit 1 SIMEN: SIM Control

0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and \overline{SCS} , or SDA and SCL lines will be in a floating condition and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. If the SIM is configured to operate as an SPI interface via SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I²C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 unimplemented, read as "0"

Rev. 1.10 151 February 1, 2010



• SIMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7 **HCF**: I²C Bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

Bit 6 **HAAS**: I²C Bus address match flag

0: Not address match 1: Address match

The HASS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB**: I²C Bus busy flag

0: I²C Bus is not busy 1: I²C Bus is busy

The HBB flag is the I²C busy flag. This flag will be "1" when the I²C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTX: Select I²C slave device is transmitter or receiver

0: Slave device is the receiver1: Slave device is the transmitter

Bit 3 TXAK: I²C Bus transmit acknowledge flag

0: Slave send acknowledge flag

1: Slave do not send acknowledge flag

The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8-bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.

Bit 2 SRW: I²C Slave Read/Write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode

The SRW flag is the I^2C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I^2C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1 IAMWU: I²C Address Match Wake-up Control

0: Disable

1: Enable

This bit should be set to "1" to enable I²C address match wake up from SLEEP or IDLE Mode.

Bit 0 **RXAK**: I²C Bus Receive acknowledge flag

0: Slave receive acknowledge flag

1: Slave do not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus.



The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

• SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	х

"x" unknown

• SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
POR	х	х	х	х	х	х	х	_

"x" unknown

Bit 7~1 IICA6~ IICA0: I²C slave address


IICA6~ IICA0 is the I²C slave address bit 6~ bit 0.

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits $7\sim 1$ of the SIMA register define the device slave address. Bit 0 is not defined.

When a master device, which is connected to the I^2C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected. Note that the SIMA register is the same register address as SIMC2 which is used by the SPI interface.

Bit 0 Undefined bit

This bit can be read or written by user software program.



Rev. 1.10 153 February 1, 2010



I²C Bus Communication

Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an I2C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS bit to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I2C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

Step 1


Set the SIM2~SIM0 and SIMEN bits in the SIMC0 register to "1" to enable the I²C bus.

Step 2

Write the slave address of the device to the I²C bus address register SIMA.

Step 3

Set the SIME and SIM Muti-Function interrupt enable bit of the interrupt control register to enable the SIM interrupt and Multi-function interrupt.



I²C Bus Initialisation Flow Chart

I²C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. This START signal will be detected by all devices connected to the I²C bus. When detected, this indicates that the I²C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I2C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I²C bus interrupt can come from two sources, when the program enters the interrupt subroutine, the HAAS bit should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCI line.

I²C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the slave device wishes to read data from the l^2C bus or write data to the l^2C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the l^2C bus, therefore the slave device must be setup to send data to the l^2C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the l^2C bus, therefore the slave device must be setup to read data from the l^2C bus as a receiver.

I²C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform

Rev. 1.10 154 February 1, 2010


the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to "0".

I²C Bus Data and Acknowledge Signal

The transmitted data is 8-bits wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8-bits of data, the receiver must transmit an acknowledge signal, level

"0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.


When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



Note: * When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

I²C Communication Timing Diagram

Rev. 1.10 155 February 1, 2010



I²C Bus ISR Flow Chart

Rev. 1.10 156 February 1, 2010



Peripheral Clock Output

The Peripheral Clock Output allows the device to supply external hardware with a clock signal synchronised to the microcontroller clock.

Peripheral Clock Operation

As the peripheral clock output pin, PCK, is shared with I/O line, the required pin function is chosen via PCKEN in the SIMC0 register. The Peripheral Clock function is controlled using the SIMC0 register. The clock source

for the Peripheral Clock Output can originate from either the TM0 CCRP match frequency/2 or a divided ratio of the internal f_{SYS} clock. The PCKEN bit in the SIMC0 register is the overall on/off control, setting PCKEN bit to "1" enables the Peripheral Clock, setting PCKEN bit to "0" disables it. The required division ratio of the system clock is selected using the PCKP1 and PCKP0 bits in the same register. If the device enters the SLEEP Mode this will disable the Peripheral Clock output.

• SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	PCKEN	PCKP1	PCKP0	SIMEN	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
POR	1	1	1	0	0	0	0	_

Bit 7~5 SIM2, SIM1, SIM0: SIM operating mode control

000: SPI master mode; SPI clock is $f_{SYS}/4$ 001: SPI master mode; SPI clock is $f_{SYS}/16$ 010: SPI master mode; SPI clock is $f_{SYS}/64$

011: SPI master mode; SPI clock is f_{TBC}

100: SPI master mode; SPI clock is TM0 CCRP match frequency/2

101: SPI slave mode 110: I²C slave mode 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the $\rm I^2C$ or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from the TM0. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 PCKEN: PCK output pin control

0: Disable 1: Enable

Bit 3~2 PCKP1, PCKP0: select PCK output pin frequency

00: f_{SYS} 01: f_{SYS}/4 10: f_{SYS}/8

11: TM0 CCRP match frequency/2

Bit 1 SIMEN: SIM control

0: Disable 1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and \overline{SCS} , or SDA and SCL lines will be in a floating condition and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. Note that when the SIMEN bit changes from low to high the contents of the SPI control registers will be in an unknown condition and should therefore be first initialised by the application program.

Bit 0 unimplemented, read as "0"



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupts functions. The external interrupts are generated by the action of the external INT0~INT3 and $\overline{\text{PINT}}$ pins, while the internal interrupts are generated by various internal functions such as the TMs, Comparators, Time Base, LVD, EEPROM, SIM and the A/D converter.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers depends upon the device chosen but fall into three categories. The first is the INTCO~INTC3 registers which setup the primary interrupts, the second is the MFI0~MFI3 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to

indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	_	_
Comparator	CPnE	CPnF	n = 0 or 1
INTn Pin	INTnE	INTnF	n = 0~3
A/D Converter	ADE	ADF	_
Multi-function	MFnE	MFnF	n = 0~5
Time Base	TBnE	TBnF	n = 0 or 1
SIM	SIME	SIMF	_
LVD	LVE	LVF	_
EEPROM	DEE	DEF	_
PINT Pin	XPE	XPF	_
	TnPE	TnPF	
тм	TnAE	TnAF	n = 0~3
	TnBE	TnBF	

Interrupt Register Bit Naming Conventions

• Interrupt Register Contents

• HT66F20

Nama		Bit										
Name	7	6	5	4	3	2	1	0				
INTEG	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0				
INTC0		CP0F	INT1F	INT0F	CP0E	INT1E	INT0E	EMI				
INTC1	ADF	MF1F	MF0F	CP1F	ADE	MF1E	MF0E	CP1E				
INTC2	MF3F	TB1F	TB0F	MF2F	MF3E	TB1E	TB0E	MF2E				
MFI0		_	T0AF	T0PF	_	_	T0AE	T0PE				
MFI1	_	_	T1AF	T1PF	_	_	T1AE	T1PE				
MFI2	DEF	LVF	XPF	SIMF	DEE	LVE	XPE	SIME				

Rev. 1.10 158 February 1, 2010

• HT66F30

Nama				В	it			
Name	7	6	5	4	3	2	1	0
INTEG			_		INT1S1	INT1S0	INT0S1	INT0S0
INTC0		CP0F	INT1F	INT0F	CP0E	INT1E	INT0E	EMI
INTC1	ADF	MF1F	MF0F	CP1F	ADE	MF1E	MF0E	CP1E
INTC2	MF3F	TB1F	TB0F	MF2F	MF3E	TB1E	TB0E	MF2E
MFI0			T0AF	T0PF			T0AE	T0PE
MFI1	_	T1BF	T1AF	T1PF	_	T1BE	T1AE	T1PE
MFI2	DEF	LVF	XPF	SIMF	DEE	LVE	XPE	SIME

• HT66F40

Nama				В	it			
Name	7	6	5	4	3	2	1	0
INTEG	_		_		INT1S1	INT1S0	INT0S1	INT0S0
INTC0	_	CP0F	INT1F	INT0F	CP0E	INT1E	INT0E	EMI
INTC1	ADF	MF1F	MF0F	CP1F	ADE	MF1E	MF0E	CP1E
INTC2	MF3F	TB1F	TB0F	MF2F	MF3E	TB1E	TB0E	MF2E
MFI0	T2AF	T2PF	T0AF	T0PF	T2AE	T2PE	T0AE	T0PE
MFI1	_	T1BF	T1AF	T1PF	_	T1BE	T1AE	T1PE
MFI2	DEF	LVF	XPF	SIMF	DEE	LVE	XPE	SIME

• HT66F50

Manaa				В	it			
Name	7	6	5	4	3	2	1	0
INTEG					INT1S1	INT1S0	INT0S1	INT0S0
INTC0	_	CP0F	INT1F	INT0F	CP0E	INT1E	INT0E	EMI
INTC1	ADF	MF1F	MF0F	CP1F	ADE	MF1E	MF0E	CP1E
INTC2	MF3F	TB1F	TB0F	MF2F	MF3E	TB1E	TB0E	MF2E
MFI0	T2AF	T2PF	T0AF	T0PF	T2AE	T2PE	T0AE	T0PE
MFI1	_	T1BF	T1AF	T1PF	_	T1BE	T1AE	T1PE
MFI2	DEF	LVF	XPF	SIMF	DEE	LVE	XPE	SIME
MFI3	_	_	T3AF	T3PF	_	_	T3AE	T3PE

Rev. 1.10 159 February 1, 2010



• HT66F60

Nama				В	it			
Name	7	6	5	4	3	2	1	0
INTEG	INT3S1	INT3S0	INT2S1	INT2S0	INT1S1	INT1S0	INT0S1	INT0S0
INTC0	_	INT2F	INT1F	INT0F	INT2E	INT1E	INT0E	EMI
INTC1	MF0F	CP1F	CP0F	INT3F	MF0E	CP1E	CP0E	INT3E
INTC2	ADF	MF3F	MF2F	MF1F	ADE	MF3E	MF2E	MF1E
INTC3	MF5F	TB1F	TB0F	MF4F	MF5E	TB1E	TB0E	MF4E
MFI0	T2AF	T2PF	T0AF	T0PF	T2AE	T2PE	T0AE	T0PE
MFI1	_	T1BF	T1AF	T1PF	_	T1BE	T1AE	T1PE
MFI2	DEF	LVF	XPF	SIMF	DEE	LVE	XPE	SIME
MFI3	_	_	T3AF	T3PF	_	_	T3AE	T3PE

• INTEG Register

+ HT66F20/HT66F30/HT66F40/HT66F50

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 unimplemented, read as "0"

Bit 3~2 INT1S1, INT1S0: interrupt edge control for INT1 pin

00: disable01: rising edge10: falling edge

11: rising and falling edges

Bit 1~0 INT0S1, INT0S0: interrupt edge control for INT0 pin

00: disable
01: rising edge
10: falling edge

10: falling edge11: rising and falling edges

Rev. 1.10 160 February 1, 2010



• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	INT3S1	INT3S0	INT2S1	INT2S0	INT1S1	INT1S0	INT0S1	INT0S0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 INT3S1, INT3S0: Interrupt edge control for INT3 pin

00: disable01: rising edge10: falling edge

Bit 5~4 INT2S1, INT2S0: interrupt edge control for INT2 pin

00: disable01: rising edge10: falling edge

11: rising and falling edges

Bit 3~2 INT1S1, INT1S0: interrupt edge control for INT1 pin

00: disable01: rising edge10: falling edge

11: rising and falling edges

Bit 1~0 INT0S1, INT0S0: interrupt edge control for INT0 pin

00: disable01: rising edge10: falling edge

11: rising and falling edges

INTC0 Register

• HT66F20/HT66F30/HT66F40/HT66F50

Bit	7	6	5	4	3	2	1	0
Name	_	CP0F	INT1F	INT0F	CP0E	INT1E	INT0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 unimplemented, read as "0"

Bit 6 **CP0F**: Comparator 0 interrupt request flag

0: no request 1: interrupt request

Bit 5 INT1F: INT1 interrupt request flag

0: no request 1: interrupt request

Bit 4 INT0F: INT0 interrupt request flag

0: no request
1: interrupt request

Bit 3 **CP0E**: Comparator 0 interrupt control

0: disable 1: enable

Bit 2 INT1E: INT1 interrupt control

0: disable 1: enable

Bit 1 INT0E: INT0 interrupt control

0: disable 1: enable

Bit 0 **EMI**: Global interrupt control

0: disable 1: enable



• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	_	INT2F	INT1F	INT0F	INT2E	INT1E	INT0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 unimplemented, read as "0"

Bit 6 INT2F: INT2 interrupt request flag

0: no request1: interrupt request

Bit 5 INT1F: INT1 interrupt request flag

0: no request1: interrupt request

Bit 4 INT0F: INT0 interrupt request flag

0: no request1: interrupt request

Bit 3 INT2E: INT2 interrupt control

0: disable 1: enable

Bit 2 INT1 interrupt control

0: disable 1: enable

Bit 1 **INT0E**: INT0 interrupt control

0: disable 1: enable

Bit 0 **EMI**: Global interrupt control

0: disable 1: enable

Rev. 1.10 162 February 1, 2010



• INTC1 Register

• HT66F20/HT66F30/HT66F40/HT66F50

Bit	7	6	5	4	3	2	1	0
Name	ADF	MF1F	MF0F	CP1F	ADE	MF1E	MF0E	CP1E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 ADF: A/D Converter Interrupt Request Flag

0: n request

1: interrupt request

Bit 6 MF1F: Multi-function Interrupt 1 Request Flag

0: no request1: interrupt request

Bit 5 MF0F: Multi-function Interrupt 0 Request Flag

0: no request1: interrupt request

Bit 4 CP1F: Comparator 1 Interrupt Request Flag

0: no request1: interrupt request

Bit 3 ADE: A/D Converter Interrupt Control

0: disable 1: enable

Bit 2 MF1E: Multi-function Interrupt 1 Control

0: disable 1: enable

Bit 1 MF0E: Multi-function Interrupt 0 Control

0: disable 1: enable

Bit 0 CP1E: Comparator 1 Interrupt Control

0: Disable 1: Enable

Rev. 1.10 163 February 1, 2010



• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	MF0F	CP1F	CP0F	INT3F	MF0E	CP1E	CP0E	INT3E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 MF0F: Multi-function Interrupt 0 Request Flag

0: no request 1: interrupt request

Bit 6 CP1F: Comparator 1 Interrupt Request Flag

0: no request1: interrupt request

Bit 5 **CP0F**: Comparator 0 Interrupt Request Flag

0: no request1: interrupt request

Bit 4 INT3F: INT3 Interrupt Request Flag

0: no request
1: interrupt request

Bit 3 MF0E: Multi-function Interrupt 0 Control

0: disable 1: enable

Bit 2 CP1E: Comparator 1 Interrupt Control

0: disable 1: enable

Bit 1 **CP0E**: Comparator 0 Interrupt Control

0: disable 1: enable

Bit 0 INT3E: INT3 Interrupt Control

0: disable 1: enable

Rev. 1.10 164 February 1, 2010



• INTC2 Register

• HT66F20/HT66F30/HT66F40/HT66F50

Bit	7	6	5	4	3	2	1	0
Name	MF3F	TB1F	TB0F	MF2F	MF3E	TB1E	TB0E	MF2E
R/W								
POR	0	0	0	0	0	0	0	0

Bit 7 MF3F: Multi-function Interrupt 3 Request Flag

0: no request
1: interrupt request

Bit 6 TB1F: Time Base 1 Interrupt Request Flag

0: no request
1: interrupt request

Bit 5 **TB0F**: Time Base 0 IInterrupt Request Flag

0: no request1: interrupt request

Bit 4 MF2F: Multi-function Interrupt 2 Request Flag

0: no request1: interrupt request

Bit 3 MF3E: Multi-function Interrupt 3 Control

0: disable 1: enable

Bit 2 **TB1E**: Time Base 1 Interrupt Control

0: disable 1: enable

Bit 1 **TB0E**: Time Base 0 Interrupt Control

0: disable 1: enable

Bit 0 MF2E: Multi-function Interrupt 2 Control

0: disable 1: enable

Rev. 1.10 165 February 1, 2010



• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	ADF	MF3F	MF2F	MF1F	ADE	MF3E	MF2E	MF1E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 ADF: A/D Converter Interrupt Request Flag

0: no request
1: interrupt request

Bit 6 MF3F: Multi-function Interrupt 3 Request Flag

0: no request1: interrupt request

Bit 5 MF2F: Multi-function Interrupt 2 Request Flag

0: no request1: interrupt request

Bit 4 MF1F: Multi-function Interrupt 1 Request Flag

0: no request1: interrupt request

Bit 3 ADE: A/D Converter Interrupt Control

0: disable 1: enable

Bit 2 MF3E: Multi-function Interrupt 3 Control

0: disable 1: enable

Bit 1 MF2E: Multi-function Interrupt 2 Control

0: disable 1: enable

Bit 0 MF1E: Multi-function Interrupt 1 Control

0: disable 1: enable

Rev. 1.10 166 February 1, 2010



• INTC3 Register

• HT66F60

Bit	7	6	5	4	3	2	1	0
Name	MF5F	TB1F	TB0F	MF4F	MF5E	TB1E	TB0E	MF4E
R/W								
POR	0	0	0	0	0	0	0	0

Bit 7 MF5F: Multi-function interrupt 5 request flag

0: no request1: interrupt request

Bit 6 TB1F: Time Base 1 interrupt request flag

0: no request1: interrupt request

Bit 5 **TB0F**: Time Base 0 interrupt request flag

0: no request1: interrupt request

Bit 4 MF4F: Multi-function interrupt 4 request flag

0: no request1: interrupt request

Bit 3 MF5E: Multi-function interrupt 5 control

0: disable 1: enable

Bit 2 **TB1E**: Time Base 1 interrupt control

0: disable 1: enable

Bit 1 **TB0E**: Time Base 0 interrupt control

0: disable 1: enable

Bit 0 MF4E: Multi-function interrupt 4 control

0: disable 1: enable

• MFI0 Register

• HT66F20/HT66F30

Bit	7	6	5	4	3	2	1	0
Name	_	_	T0AF	T0PF	_	_	T0AE	T0PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 unimplemented, read as "0"

Bit 5 **T0AF**: TM0 Comparator A match interrupt request flag

0: no request 1: interrupt request

Bit 4 **T0PF**: TM0 Comparator P match interrupt request flag

0: no request 1: interrupt request

Bit 3~2 unimplemented, read as "0"

Bit 1 **T0AE**: TM0 Comparator A match interrupt control

0: disable 1: enable

Bit 0 **TOPE**: TM0 Comparator P match interrupt control

0: disable 1: enable



+ HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	T2AF	T2PF	T0AF	T0PF	T2AE	T2PE	T0AE	T0PE
R/W								
POR	0	0	0	0	0	0	0	0

Bit 7 T2AF: TM2 Comparator A match interrupt request flag

0: no request 1: interrupt request

Bit 6 T2PF: TM2 Comparator P match interrupt request flag

0: no request1: interrupt request

Bit 5 T0AF: TM0 Comparator A match interrupt request flag

0: no request1: interrupt request

Bit 4 **T0PF**: TM0 Comparator P match interrupt request flag

0: no request1: interrupt request

Bit 3 T2AE: TM2 Comparator A match interrupt control

0: disable 1: enable

Bit 2 T2PE: TM2 Comparator P match interrupt control

0: disable 1: enable

Bit 1 **T0AE**: TM0 Comparator A match interrupt control

0: disable 1: enable

Bit 0 **TOPE**: TM0 Comparator P match interrupt control

0: disable 1: enable

• MFI1 Register

• HT66F20

Bit	7	6	5	4	3	2	1	0
Name	_	_	T1AF	T1PF	_	_	T1AE	T1PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 unimplemented, read as "0"

Bit 5 T1AF: TM1 Comparator A match interrupt request flag

0: no request1: interrupt request

Bit 4 T1PF: TM1 Comparator P match interrupt request flag

0: no request1: interrupt request

Bit 3~2 unimplemented, read as "0"

Bit 1 T1AE: TM1 Comparator A match interrupt control

0: disable 1: enable

Bit 0 T1PE: TM1 Comparator P match interrupt control

0: disable 1: enable



+ HT66F30/HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	_	T1BF	T1AF	T1PF	_	T1BE	T1AE	T1PE
R/W	_	R/W	R/W	R/W	_	R/W	R/W	R/W
POR		0	0	0	_	0	0	0

Bit 7 unimplemented, read as "0"

Bit 6 T1BF: TM1 Comparator B match interrupt request flag

0: no request1: interrupt request

Bit 5 T1AF: TM1 Comparator A match interrupt request flag

0: no request1: interrupt request

Bit 4 T1PF: TM1 Comparator B match interrupt request flag

0: no request
1: interrupt request

Bit 3 unimplemented, read as "0"

Bit 2 T1BE: TM1 Comparator P match interrupt control

0: disable 1: enable

Bit 1 T1AE: TM1 Comparator A match interrupt control

0: disable 1: enable

Bit 0 T1PE: TM1 Comparator P match interrupt control

0: disable 1: enable

MFI2 Register

Bit	7	6	5	4	3	2	1	0
Name	DEF	LVF	XPF	SIMF	DEE	LVE	XPE	SIME
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **DEF**: Data EEPROM interrupt request flag

0: No request1: Interrupt request

Bit 6 LVF: LVD interrupt request flag

0: No request
1: Interrupt request

Bit 5 XPF: External peripheral interrupt request flag

0: No request1: Interrupt request

Bit 4 SIMF: SIM interrupt request flag

0: No request
1: Interrupt request

Bit 3 **DEE**: Data EEPROM Interrupt Control

0: Disable 1: Enable

Bit 2 LVE: LVD Interrupt Control

0: Disable 1: Enable

Bit 1 XPE: External Peripheral Interrupt Control

0: Disable 1: Enable

Bit 0 SIME: SIM Interrupt Control

0: Disable 1: Enable



• MFI3 Register

+ HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name			T3AF	T3PF		_	T3AE	T3PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 unimplemented, read as "0"

Bit 5 T3AF: TM3 Comparator A match interrupt request flag

0: no request
1: interrupt request

Bit 4 T3PF: TM3 Comparator P match interrupt request flag

0: no request1: interrupt request

Bit 3~2 unimplemented, read as "0"

Bit 1 T3AE: TM3 Comparator A match interrupt control

0: disable 1: enable

Bit 0 T3PE: TM3 Comparator P match interrupt control

0: disable 1: enable


Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P, Comparator A or Comparator B match or A/D conversion completion etc, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.


The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.




Interrupt Structure - HT66F20/HT66F30

Rev. 1.10 February 1, 2010



Interrupt Structure - HT66F40/HT66F50

Rev. 1.10 172 February 1, 2010



Interrupt Structure - HT66F60

Rev. 1.10 173 February 1, 2010



External Interrupt

The external interrupts are controlled by signal transitions on the pins INT0~INT3. An external interrupt request will take place when the external interrupt request flags, INT0F~INT3F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT3E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT3F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

Comparator Interrupt

The comparator interrupt is controlled by the two internal comparators. A comparator interrupt request will take place when the comparator interrupt request flags, CP0F or CP1F, are set, a situation that will occur when the comparator output changes state. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and comparator interrupt enable bits, CP0E and CP1E, must first be set. When the interrupt is enabled, the stack is not full and the comparator inputs generate a comparator output transition, a subroutine call to the comparator interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

Multi-function Interrupt

Within these devices there are up to six Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely

the TM Interrupts, SIM Interrupt, External Peripheral Interrupt, LVD interrupt and EEPROM Interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags, MF0F~MF5F are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts, namely the TM Interrupts, SIM Interrupt, External Peripheral Interrupt, LVD interrupt and EEPROM Interrupt will not be automatically reset and must be manually reset by the application program.

A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

Rev. 1.10 174 February 1, 2010

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources originate from the internal clock source f_{TB} . This f_{TB} input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source that generates f_{TB} , which in turn controls the Time Base interrupt period, can originate from several different sources, as shown in the System Operating Mode section.

TBC Register

Bit	7	6	5	4	3	2	1	0
Name	TBON	TBCK	TB11	TB10	LXTLP	TB02	TB01	TB00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	1	1	0	1	1	1

Bit 7 TBON: TB0 and TB1 Control

0: Disable 1: Enable

Bit 6 TBCK: Select f_{TB} Clock

0: f_{TBC} 1: f_{SYS}/4

Bit 5~4 TB11~TB10: Select Time Base 1 Time-out Period


00: 4096/f_{TB} 01: 8192/f_{TB} 10: 16384/f_{TB} 11: 32768/f_{TB}

Bit 3 LXTLP: LXT Low Power Control

0: Disable 1: Enable

Bit 2~0 TB02~TB00: Select Time Base 0 Time-out Period

 $\begin{array}{c} 000:\ 256/f_{TB} \\ 001:\ 512/f_{TB} \\ 010:\ 1024/f_{TB} \\ 011:\ 2048/f_{TB} \\ 100:\ 4096/f_{TB} \\ 101:\ 8192/f_{TB} \\ 110:\ 16384/f_{TB} \\ 111:\ 32768/f_{TB} \end{array}$



Time Base Interrupt

Rev. 1.10 175 February 1, 2010



Serial Interface Module Interrupt

The Serial Interface Module Interrupt, also known as the SIM interrupt, is contained within the Multi-function Interrupt. A SIM Interrupt request will take place when the SIM Interrupt request flag, SIMF, is set, which occurs when a byte of data has been received or transmitted by the SIM interface. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SIME, and Muti-function interrupt enable bits, must first be set. When the interrupt is enabled, the stack is not full and a byte of data has been transmitted or received by the SIM interface, a subroutine call to the respective Multi-function Interrupt vector, will take place. When the Serial Interface Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the SIMF flag will not be automatically cleared, it has to be cleared by the application program.

External Peripheral Interrupt

The External Peripheral Interrupt operates in a similar way to the external interrupt and is contained within the Multi-function Interrupt. A Peripheral Interrupt request will take place when the External Peripheral Interrupt request flag, XPF, is set, which occurs when a negative edge transition appears on the PINT pin. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, external peripheral interrupt enable bit, XPE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a negative transition appears on the External Peripheral Interrupt pin, a subroutine call to the respective Multi-function Interrupt, will take place. When the External Peripheral Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared.

As the XPF flag will not be automatically cleared, it has to be cleared by the application program. The external peripheral interrupt pin is pin-shared with several other pins with different functions. It must therefore be properly configured to enable it to operate as an External Peripheral Interrupt pin.

EEPROM Interrupt

The EEPROM Interrupt, is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write or Read cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, EEPROM Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit,

must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write or Read cycle ends, a subroutine call to the respective Multi-function Interrupt vector, will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

LVD Interrupt

The Low Voltage Detector Interrupt is contained within the Multi-function Interrupt. An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, Low Voltage Interrupt enable bit, LVE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the Multi-function Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the LVF flag will not be automatically cleared, it has to be cleared by the application program.

TM Interrupts

The Compact and Standard Type TMs have two interrupts each, while the Enhanced Type TM has three interrupts. All of the TM interrupts are contained within the Multi-function Interrupts. For each of the Compact and Standard Type TMs there are two interrupt request flags TnPF and TnAF and two enable bits TnPE and TnAE. For the Enhanced Type TM there are three interrupt request flags TnPF, TnAF and TnBF and three enable bits TnPE, TnAE and TnBE. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P, A or B match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

Rev. 1.10 176 February 1, 2010



Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins, a low power supply voltage or comparator input change may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MF0F~MF5F, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.10 177 February 1, 2010

Power Down Mode and Wake-up

Entering the IDLE or SLEEP Mode

There is only one way for the device to enter the SLEEP or IDLE Mode and that is to execute the "HALT" instruction in the application program. When this instruction is executed, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the f_{SUB} clock source and the WDT is enabled. The WDT will stop if its clock source originates from the system clock.
- The I/O ports will maintain their present condition.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to devices which have different package types, as there may be unbonbed pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected. Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the configuration options have enabled the LIRC oscillator.

Wake-up

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external reset
- · An external falling edge on Port A
- · A system interrupt
- A WDT overflow

If the system is woken up by an external reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction.

If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Rev. 1.10 178 February 1, 2010

Low Voltage Detector – LVD

Each device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage, V_{DD} , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight

fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V_{DD} voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

LVDC Register

Bit	7	6	5	4	3	2	1	0
Name			LVDO	LVDEN	_	VLVD2	VLVD1	VLVD0
R/W	_	_	R	R/W	_	R/W	R/W	R/W
POR	_	_	0	0	_	0	0	0

Bit 7~6 unimplemented, read as "0"

Bit 5 LVDO: LVD Output Flag

0: No Low Voltage Detect
1: Low Voltage Detect

Bit LVDEN: Low Voltage Detector Control

0: Disable 1: Enable

Bit 3 unimplemented, read as "0"

Bit 2~0 VLVD2 ~ VLVD0: Select LVD Voltage

000: 2.0V 001: 2.2V 010: 2.4V 011: 2.7V 100: 3.0V 101: 3.3V 110: 3.6V


110: 3.6V 111: 4.4V

Rev. 1.10 179 February 1, 2010



LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.0V and 4.4V. When the power supply voltage, V_{DD} , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. The Low Voltage Detector function is supplied by a reference voltage which will be automatically enabled. When the device is powered down the low voltage detector will remain active if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay t_{LVDS} should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the V_{DD} voltage may rise and fall rather slowly, at the voltage nears that of V_{LVD} , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt which is contained within one of the Multi-function interrupts, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of $t_{\rm LVD}$ after the LVDO bit has been set high by a low voltage condition. When the device is powered down the Low Voltage Detector will remain active if the LVDEN bit is high. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if $V_{\rm DD}$ falls below the preset LVD voltage. This will cause the device to wake-up from the SLEEP or IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the SLEEP or IDLE Mode.


SCOM Function for LCD

The devices have the capability of driving external LCD panels. The common pins for LCD driving, SCOM0~ SCOM3, are pin shared with certain pin on the PC0~ PC3 or PC0 ~ PC1, PC6 ~ PC7 port. The LCD signals (COM and SEG) are generated using the application program.

LCD Operation

An external LCD panel can be driven using this device by configuring the PC0~PC3 or PC0 ~ PC1, PC6 ~ PC7 pins as common pins and using other output ports lines as segment pins. The LCD driver function is controlled using the SCOMC register which in addition to controlling the overall on/off function also controls the bias voltage setup function. This enables the LCD COM driver to generate the necessary $V_{\text{DD}}/2$ voltage levels for LCD 1/2 bias operation.

The SCOMEN bit in the SCOMC register is the overall master control for the LCD driver, however this bit is used in conjunction with the COMnEN bits to select which Port C pins are used for LCD driving. Note that the Port Control register does not need to first setup the pins as outputs to enable the LCD driver operation.



LCD COM Bias

SCOMEN	COMnEN	Pin Function	O/P Level	
0	X	I/O	0 or 1	
1	0	I/O	0 or 1	
1	1	SCOMn	V _{DD} /2	

Output Control

LCD Bias Control

The LCD COM driver enables a range of selections to be provided to suit the requirement of the LCD panel which is being used. The bias resistor choice is implemented using the ISEL1 and ISEL0 bits in the SCOMC register.

Rev. 1.10 180 February 1, 2010



SCOMC Register

• HT66F20

Bit	7	6	5	4	3	2	1	0
Name	D7	ISEL1	ISEL0	SCOMEN	COM3EN	COM2EN	COM1EN	COM0EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 Reserved Bit

0: Correct level - bit must be reset to zero for correct operation

1: Unpredictable operation - bit must not be set high

Bit 6~5 ISEL1, ISEL0: ISEL1 ~ ISEL0: Select SCOM typical bias current (V_{DD}=5V)

00: 25μA 01: 50μA 10: 100μA 11: 200μA

Bit 4 SCOMEN: SCOM module Control

0: Disable 1: Enable

Bit 3 COM3EN: PC3 or SCOM3 selection

0: GPIO 1: SCOM3

Bit 2 COM2EN: PC2 or SCOM2 selection

0: GPIO 1: SCOM2

Bit 1 COM1EN: PC1 or SCOM1 selection

0: GPIO 1: SCOM1

Bit 0 COM0EN: PC0 or SCOM0 selection

0: GPIO 1: SCOM0

Rev. 1.10 181 February 1, 2010



+ HT66F30/HT66F40/HT66F50/HT66F60

Bit	7	6	5	4	3	2	1	0
Name	D7	ISEL1	ISEL0	SCOMEN	COM3EN	COM2EN	COM1EN	COM0EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 Reserved Bit

0: Correct level - bit must be reset to zero for correct operation

1: Unpredictable operation - bit must not be set high

Bit 6~5 ISEL1, ISEL0: Select SCOM typical bias current (V_{DD}=5V)

00: 25μA 01: 50μA 10: 100μA 11: 200μA

Bit 4 SCOMEN: SCOM module control

0: disable 1: enable

Bit 3 COM3EN: PC7 or SCOM3 selection

0: GPIO 1: SCOM3

Bit 2 COM2EN: PC6 or SCOM2 selection

0: GPIO 1: SCOM2

Bit 1 COM1EN: PC1 or SCOM1 selection

0: GPIO 1: SCOM1

Bit 0 COM0EN: PC0 or SCOM0 selection

0: GPIO 1: SCOM0

Configuration Options

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. As these options are programmed into the device using the hardware programming tools, once they are selected they cannot be changed later using the application program. All options must be defined for proper system function, the details of which are shown in the table.


No.	Options
Oscillator	Options
1	High Speed System Oscillator Selection - f _H : 1. HXT 2. ERC 3. HIRC
2	Low Speed System Oscillator Selection - f _L : 1. LXT 2. LIRC
3	WDT Clock Selection - f _S : 1. f _{SUB} 2. f _{SYS} /4
4	HIRC Frequency Selection: 1. 4MHz 2. 8MHz 3. 12MHz
Note: The	f_{SUB} and the f_{TBC} clock source are LXT or LIRC selection by the f_{L} configuration option.
Reset Pin	Options
5	PB0/RES Pin Options: 1. RES pin 2. I/O pin
Watchdog	g Options
6	Watchdog Timer Function: 1. Enable 2. Disable
7	CLRWDT Instructions Selection: 1. 1 instructions 2. 2 instructions
LVR Option	ons
8	LVR Function: 1. Enable 2. Disable
9	LVR Voltage Selection: 1. 2.10V 2. 2.55V 3. 3.15V 4. 4.20V

Rev. 1.10 183 February 1, 2010



No.	Options
SIM Opti	ons
10	SIM Function: 1. Enable 2. Disable
11	SPI - WCOL bit: 1. Enable 2. Disable
12	SPI - CSEN bit: 1. Enable 2. Disable
13	I ² C Debounce Time Selection: 1. No debounce 2. 2 system clock debounce 3. 4 system clock debounce

Application Circuits



Note: "*" It is recommended that this component is added for added ESD protection.

"**" It is recommended that this component is added in environments where power line noise is significant.

Rev. 1.10 184 February 1, 2010

UART Module Serial Interface

UART Module Features

- Interconnected to Holtek MCU via SPI interface
- Full-duplex, Universal Asynchronous Receiver and Transmitter (UART) communication
 - 8 or 9 bit character length
 - Even, odd or no parity options
 - One or two stop bits
 - Baud rate generator with 8-bit prescaler
 - Parity, framing, noise and overrun error detection
 - Support for interrupt on address detect
 - Address Detect Interrupt last character bit=1
 - Transmitter and receiver enabled independently
 - 4-byte deep FIFO receiver data buffer


- Transmit and Receive Multiple Interrupt Generation Sources:
 - Transmitter Empty
 - Transmitter Idle
 - Receiver Full
 - Receiver Overrun
 - Address Mode Detect
- TX pin is high impedance when the UART transmit module is disabled
- RX pin is high impedance when the UART receive module is disabled
- CMOS clock input, CLKI, up to 20MHz at 5V operating voltage

UART Module Overview

The device contains a fully embedded full-duplex asynchronous serial communications UART interface that enables data transmission and data reception with external devices. Possible applications could include data communication networks between microcontrollers,

low-cost data links between PCs and peripheral devices, portable and battery operated device communication, factory automation and process control to name but a few.


UART Module Block Diagram



Rev. 1.10 185 February 1, 2010



Pin Assignment





Rev. 1.10 187 February 1, 2010

UART Module Pin Description

Pin Name	I/O	Description
RX	Ι	External UART RX serial data input pin If UARTEN=1 and RXEN=1, then RX is the UART serial data input If UARTEN=0 or RXEN=0, then RX is high impedance
TX	0	External UART TX serial data output pin If UARTEN=1 and TXEN=1, then TX is the UART serial data output If UARTEN=0 or TXEN=0, then TX is high impedance
SDI	I	Internal Slave SPI Serial Data In Input Signal Internally connected to the MCU Master SPI SDO output signal
SDO	0	Internal Slave SPI Serial Data Out Output Signal Internally connected to the MCU Master SPI SDI input signal
SCK	I	Internal Slave SPI Serial Clock Input Signal Internally connected to the MCU Master SPI SCK output signal
SCS	I	Internal Slave SPI Device Select Input Signal
CLKI	I	Internal Clock Input Signal Internally connected to the MCU Master PCK output signal
ĪNT	0	Internal UART Interrupt Output Signal Internally connected to the MCU Master PINT input signal A UART related interrupt will generate a low pulse signal on this line
NC		Implies that the pin is "Not Connected" and can therefore not be used.

Notes: The pin description for all pins with the exception of the UART TX and RX pins are described in the preceding MCU section.

UART Module D.C. Characteristics

Ta=25°C

Complete L	Danier de la		Test Conditions	Min	T	Man	11
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
I _{DD1}	Operating Current *	3.0V	f _{CLKI} =12MHz, SCK=f _{CLKI} /4, Output no load	_	_	1.0	mA
	(SPI Enabled, UART disabled)	5.0V	f _{CLKI} =16MHz, SCK=f _{CLKI} /4, Output no load	_	_	2.0	mA
IDD3	Operating Current *	2.2V	f _{CLKI} =6MHz, SCK=f _{CLKI} /4, Output no load	_	_	4.2	mA
	(SPI enabled, UART enabled)	5.0V	f _{CLKI} =12MHz, SCK=f _{CLKI} /4, Output no load	_		4.8	mA
I _{STB}	Standby Current * (SPI disabled, UART disabled)	5.0V	f _{CLKI} =16MHz, SCK=f _{CLKI} /4, SCS=V _{DD} , UARTEN=0, TXEN=1, RXEN=1, SDI=H, RX=H, Output no load			0.6	μΑ
V _{IL}	Input Low Voltage for RX Ports	_	_	0	_	0.3V _{DD}	V
V _{IH}	Input High Voltage for RX Ports	_	_	0.7V _{DD}	_	V_{DD}	V
	TV Dort Ciple Company	3.0V	\/ -0.1\/	2.5	5.0	_	mA
I _{OL}	TX Port Sink Current	5.0V	V _O =0.1V _{DD}	10.0	25.0	_	mA
1	RX Port Source Current	3.0V	V _O =0.9V _{DD}	-1.5	-3.0	_	mA
Іон	AX FOIL Source Current	5.0V	v0-0.9 v DD	-5.0	-8.0	_	mA

Rev. 1.10 188 February 1, 2010



Symbol	Domester.		Test Conditions	Min.	Тур.	Max.	1114
	Parameter	V _{DD}	Conditions	wiin.			Unit
R _{PH}	Della link Desirtance (or 000 esta	3.0V		20	60	100	kΩ
	Pull-high Resistance for SCS only	5.0V	_	10	30	50	kΩ

Note: "*" The operating current I_{DD1} listed here is the additional current consumed when the slave SPI interface in the UART module is enabled and the UART interface is disabled. Similarly, the operating current I_{DD2} here is the additional current consumed when both the slave SPI interface and UART interface are enabled. If the UART module is enabled, either I_{DD1} or I_{DD2} should be added to calculate the relevant operating current of the device for different conditions. To calculate the standby current for the whole device, the standby current shown above should be taken into account.

UART Module A.C. Characteristics

Ta=25°C

0	D		Test Conditions		_		114
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
4	SCK Pariod (t + t)	3.0V	_	62.5	_	_	ns
t _{CP}	SCK Period (t _{CH} + t _{CL})	5.0V	_	50.0	_	_	ns
	OOK Histor Time	3.0V	_	28	_	_	ns
t _{CH}	SCK High Time	5.0V	_	22	_	_	ns
t _{CL} S	201/ 1	3.0V	_	28	_	_	ns
	SCK Low Time	5.0V	_	22	_	_	ns
	OOO LEST D. L. WEST	3.0V	_	500	_	_	ns
t _{CSW}	SCS High Pulse Width	5.0V	_	400	_	_	ns
t _{CSS}	SCS to SCK Setup Time	_	_	100	_	_	ns
t _{CSH}	SCS to SCK Hold Time	_	_	0	_	_	ns
t _{SDS}	SDI to SCK Setup Time	_	_	100	_	_	ns
t _{SDH}	SDI to SCK Hold Time	_	_	0	_	_	ns
t _R	SPI Output Rise Time	_	_	_	10	_	ns
t _F	SPI Output Fall Time	_	_	_	10	_	ns
t _W	SPI Data Output Delay Time	_	_	0	_	_	ns

Rev. 1.10 189 February 1, 2010




UART Module Functional Description

The embedded UART Module is full-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. Interconnection between the MCU and the UART module is implemented by internally connecting the MCU Master SPI interface to the UART Slave SPI interface. All data transmissions and receptions between MCU and UART module including UART commands are conducted along this interconnected SPI interface. The UART function control is executed by the MCU using its SPI Master serial interface. The UART module contains its own independent interrupt which can be used to indicate when a data reception occurs or when a data transmission has terminated.

UART Module Internal Signal

In addition to the TX and RX external pins described above there are other MCU to UART Module interconnecting lines that are described in the following table. Note that these lines are internal to the device and are not bonded to external pins.



MCU to UART Internal Connection

UART Module SPI Interface

The MCU communicates with the UART Module via an internal SPI interface. The SPI interface on this device is comprised of four signals: \overline{SCS} (SPI Chip Select), SCK (SPI Clock), SDI (Serial Data Input) and SDO (Serial Data Output). The SPI master, which is the MCU, asserts \overline{SCS} by pulling it low to start the data transaction cycle. When the first 8 bits of data are transmitted, \overline{SCS} should not return to a high level. Instead, \overline{SCS} must remain at a low level until the whole 16-bit data transaction is completed. If \overline{SCS} is de-asserted, that is returned to a high level before the 16-bit data transaction is completed, all data bits will be discarded by the UART Module SPI slave.

SPI Timing

Both read and write operations are conducted along the SPI common interface with the following format:

- Write Type Format: 8-bit command input + 8-bit data input
- Read Type Format: 8-bit command input + 8-bit data output

To initiate a data transaction, the MCU master SPI needs to pull \overline{SCS} to a low level first and then also pull SCK low. The input data bit on SDI should be stable before the next SCK rising edge, as the device will latch the SDI status on the next SCK rising edge. Regarding the SDO line, the output data bit will be updated on the SCK falling edge. The master needs to obtain the line status before the next SCK falling edge.

There are 16 bits of data transmitted and/or received by the SPI interface for each transaction. Each transaction consists of a command phase and a data phase. When SCS is high, the SPI interface is disabled and SDO will be set to a high impedance state.

After a complete transaction has been implemented, which requires 16 SCK clock cycles, the master needs to set \overline{SCS} to a high level in preparation for the next data transaction.

For write operations, the device will begin to execute the command only after it receives a 16-bit serial data sequence and when the \overline{SCS} has been set high again by the master.

Rev. 1.10 190 February 1, 2010



For read operations, the device will begin to execute the command only after it receives an 8-bit read command after which it will be ready to output data. If necessary, the master can de-assert the SCS pin to abort the transaction at any time which will cause any data transactions to be abandoned.

UART Module External Pin Interfacing


To communicate with an external serial interface, the internal UART has two external pins known as TX and RX. The TX pin is the UART transmitter serial data output pin if the corresponding control bits named UARTEN in UCR1 register and TXEN in UCR2 register are set to 1. If the control bit UARTEN or TXEN is equal to zero, the TX pin is in the state of high impedance. Similarly, the RX pin is the UART receiver serial data input pin if the corresponding control bits named UARTEN and RXEN in UCR1 and UCR2 registers are set to 1. If the control bit UARTEN or RXEN is equal to zero, the RX pin is in the state of high impedance.

UART Data Transfer Scheme


The following block diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred

to the TXR register by the application program. The data will then be transferred to the Transmitter Shift Register named TSR from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR register is accessible to the application program, the Transmitter Shift Register is not mapped into the Data Memory area and is inaccessible to the application program.

Data to be received by the UART is accepted on the external RX pin, from where it is shifted in, LSB first, to the Receiver Shift Register named RSR at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal RXR register, where it is buffered and can be manipulated by the application program. Only the RXR register is accessible to the application program, the Receiver Shift Register is not mapped into the Data Memory area and is inaccessible to the application program. It should be noted that the actual register for data transmission and reception, although referred to in the text, and in application programs, as separate TXR and RXR registers, only exists as a single shared register physically. This shared register known as the TXR/RXR register is used for both data transmission and data reception.



Reading Type Format: 8-bit Command Input + 8-bit Data Output



UART Data Transfer Scheme

Rev. 1.10 191 February 1, 2010



UART Commands

There are both read and write commands for the UART Module. For reading and writing to registers both command and address information is contained within a single byte. The format for reading and writing is shown in the following table.

Command Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read FIFO	0	0	0	0	0	X	X	Х
Read Register	0	0	0	1	0	A2	A1	A0
Write FIFO	0	0	0	0	1	Х	Х	Х
Write Register	0	0	0	1	1	A2	A1	A0

Note: "X" here stands for "don't care"

UART Status and Control Registers

There are six registers associated with the UART function. The USR, UCR1, UCR2 and UCR3 registers control the overall function of the UART module, while the BRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR/RXR data register.

A[2:0]	Name	Reset	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
A[Z.U]	Name	Reset	DIL /	DIL 0	סונ ט	DIL 4	DIL 3	DIL 2	DIL I	DIL U
00H	USR	0000 1011	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
01H	UCR1	0000 0X00	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8
02H	UCR2	0000 0000	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE
03H	BRG	XXXX XXXX	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0
04H	UCR3	0	URST	_	_	_	_	_	_	_
05H~ 07H	Unused		Reserved							

UART Register Summary

USR Register

The USR register is the status register for the UART, which can be read by the application program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7 **PERR**: Parity error flag

0: no parity error is detected

1: parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared by a software sequence which involves a read to the status register USR followed by an access to the RXR data register.

Bit 6 NF: Noise flag

0: no noise is detected

1: noise is detected

The NR flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared by a software sequence which will involve a read to the status register USR followed by an access to the RXR data register.

Rev. 1.10 192 February 1, 2010



Bit 5 FERR: Framing error flag

0: no framing error is detected

1: framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register USR followed by an access to the RXR data register.

Bit 4 **OERR**: Overrun error flag

0: no overrun error is detected

1: overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register USR followed by an access to the RXR data register.

Bit 3 RIDLE: Receiver status

0: data reception is in progress (data being received)

1: no data reception is in progress (receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX pin stays in logic high condition.

Bit 2 RXIF: Receive RXR data register status

0: RXR data register is empty

1: RXR data register has available data

The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the RXR read data register is empty. When the flag is "1", it indicates that the RXR read data register contains new data. When the contents of the shift register are transferred to the RXR register, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag is cleared when the USR register is read with RXIF set, followed by a read from the RXR register, and if the RXR register has no data available.

Bit 1 TIDLE: Transmission idle

0: data transmission is in progress (data being transmitted)

1: no data transmission is in progress (transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set to "1" when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared by reading the USR register with TIDLE set and then writing to the TXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

Bit 0 TXIF: Transmit TXR data register status

0: character is not transferred to the transmit shift register

1: character has transferred to the transmit shift register (TXR data register is empty)
The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it
indicates that the character is not transferred to the transmitter shift register. When the flag is
"1", it indicates that the transmitter shift register has received a character from the TXR data
register. The TXIF flag is cleared by reading the UART status register (USR) with TXIF set and
then writing to the TXR data register. Note that when the TXEN bit is set, the TXIF flag bit will
also be set since the transmit data register is not yet full.

Rev. 1.10 193 February 1, 2010



UCR1 register

The UCR1 register together with the UCR2 register are the two UART control registers that are used to set the various options for the UART function such as overall on/off control, parity control, data transfer bit length, etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	Х	0

"x" unknown

Bit 7 **UARTEN**: UART function enable control

- 0: disable UART. TX and RX pins are in the state of high impedance
- 1: enable UART. TX and RX pins function as UART pins

The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX pin as well as the TX pin will be in the state of high impedance. When the bit is equal to "1", the UART will be enabled and the TX and RX pins will function as defined by the TXEN and RXEN enable control bits. When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits will be cleared, while the TIDLE, TXIF and RIDLE bits will be set. Other control bits in UCR1, UCR2 and BRG registers will remain unaffected. If the UART is active and the UARTEN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

Bit 6 BNO: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively.

Bit 5 PREN: Parity function enable control

0: parity function is disabled

1: parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled.

Bit 4 PRT: Parity type selection bit

0: even parity for parity generator

1: odd parity for parity generator

This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected.

Bit 3 STOPS: Number of Stop bits selection

0: one stop bit format is used

1: two stop bits format is used

This bit determines if one or two stop bits are to be used. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used.

Bit 2 TXBRK: Transmit break character

0: no break character is transmitted

1: break characters transmit

The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset.

Rev. 1.10 194 February 1, 2010



Bit 1 **RX8**: Receive data bit 8 for 9-bit data transfer format (read only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

Bit 0 **TX8**: Transmit data bit 8 for 9-bit data transfer format (write only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format

• UCR2 register

The UCR2 register is the second of the UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation if the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the baud rate speed, receiver wake-up function enable and the address detect function enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	1	0	1	1

Bit 7 TXEN: UART Transmitter enable control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be in the state of high impedance. If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be in the state of high impedance.

Bit 6 RXEN: UART Receiver enable control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX pin will be in the state of high impedance. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX pin will be in the state of high impedance.

Bit 5 BRGH: Baud Rate speed selection

0: low speed baud rate

1: high speed baud rate

The bit named BRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register BRG, controls the Baud Rate of the UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

Bit 4 ADDEN: Address detect function enable control

0: address detect function is disabled

1: address detect function is enabled

The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to RX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

Rev. 1.10 195 February 1, 2010



Bit 3 WAKE: RX pin falling edge wake-up function enable control

0: RX pin wake-up function is disabled1: RX pin wake-up function is enabled

This bit enables or disables the receiver wake-up function. If this bit is equal to "1" and the MCU is in IDLE or SLEEP mode, a falling edge on the RX input pin will wake-up the device. If this bit is equal to "0" and the MCU is in IDLE or SLEEP mode, any edge transitions on the RX pin will not wake-up the device.

Bit 2 RIE: Receiver interrupt enable control

0: receiver related interrupt is disabled1: receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags.

Bit 1 TIIE: Transmitter Idle interrupt enable control

0: transmitter idle interrupt is disabled1: transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag.

Bit 0 **TEIE**: Transmitter Empty interrupt enable control

0: transmitter empty interrupt is disabled1: transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.

• UCR3 register

The UCR3 register is the last of the UART control registers and controls the software reset operation of the UART module. The only one available bit named URST in the UART control register UCR3 is the UART software reset control bit. When this bit is equal to "0", the UART operates normally. If this bit is equal to "1", the whole UART module will be reset. When this situation occurs, the transmitter and receiver will be reset. The UART registers including the status register and control registers will keep the POR states shown in the above UART registers table after the reset condition occurs.

Bit	7	6	5	4	3	2	1	0
Name	URST	_	_	_	_	_	_	_
R/W	R/W	_	_	_	_	_	_	_
POR	0	_	_	_	_	_	_	_

Bit 7 URST: UART software reset

0: no action

1: UART reset occurs

Bit 6~0 unimplemented, read as "0"

Rev. 1.10 196 February 1, 2010

Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register BRG and the second is the value of the BRGH bit with the control register UCR2. The BRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the BRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the BRG register and has a range of between 0 and 255.

UCR2 BRGH Bit	0	1
Baud Rate (BR)	f _{CLKI} [64 (N+1)]	f _{CLKI} [16 (N+1)]

By programming the BRGH bit which allows selection of the related formula and programming the required value in the BRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the BRG register, there will be an error associated between the actual and requested value. The following example shows how the BRG register value N and the error value can be calculated.

Calculating the baud rate and error values
 For a clock frequency of 4MHz, and with BRGH set to
 "0" determine the BRG register value N, the actual
 baud rate and the error value for a desired baud rate
 of 4800.

From the above table the desired baud rate BR = $\frac{f_{\text{CLKI}}}{[64 \text{ (N+1)}]}$

Re-arranging this equation gives N = $\frac{f_{CLKI}}{(BRx64)} - 1$

Giving a value for N = $\frac{4000000}{(4800x64)} - 1 = 12.0208$

To obtain the closest value, a decimal value of 12 should be placed into the BRG register. This gives an actual or calculated baud rate value of BR= $\frac{4000000}{[64(12+1)]}$ = 4808

Therefore the error is equal to $\frac{4808 - 4800}{4800} = 0.16\%$

The following tables show the actual values of baud rate and error values for the two value of BRGH.

	Baud Rates for BRGH=0								
Baud Rate K/BPS		f _{CLKI} =4MHz		f _{CLKI} =7.159MHz					
1,2.0	BRG	Kbaud	Error (%)	BRG	Kbaud	Error (%)			
0.3	207	0.300	0.00	185	0.300	0.00			
1.2	51	1.202	0.16	46	1.190	-0.83			
2.4	25	2.404	0.16	22	2.432	1.32			
4.8	12	4.808	0.16	11	4.661	-2.90			
9.6	6	8.929	-6.99	5	9.321	-2.90			
19.2	2	20.830	8.51	2	18.643	-2.90			
38.4	1	_	_	1	_	_			
57.6	0	62.500	8.51	0	55.930	-2.90			
115.2	_	_	_	_	_	_			

Baud Rates and Error Values for BRGH = 0

Rev. 1.10 197 February 1, 2010



	Baud Rates for BRGH=1								
Baud Rate K/BPS		f _{CLKI} =4MHz		f _{CLKI} =7.159MHz					
1,52,0	BRG	Kbaud	Error (%)	BRG	Kbaud	Error (%)			
0.3	_	_	_	_	_	_			
1.2	207	1.202	0.16	185	1.203	0.23			
2.4	103	2.404	0.16	92	2.406	0.23			
4.8	51	4.808	0.16	46	4.760	-0.83			
9.6	25	9.615	0.16	22	9.727	1.32			
19.2	12	19.231	0.16	11	18.643	-2.90			
38.4	6	35.714	-6.99	5	37.286	-2.90			
57.6	3	62.5	8.51	3	55.930	-2.90			
115.2	1	125	8.51	1	111.86	-2.90			
250	0	250	0	_	_	_			

Baud Rates and Error Values for BRGH = 1

• BRG Register

Bit	7	6	5	4	3	2	1	0
Name	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0
R/W								
POR	х	х	х	Х	х	х	Х	х

"x": unknown

Bit 7~0 BRG7~BRG0: Baud Rate values

By programming the BRGH bit in UCR2 Register which allows selection of the related formula described above and programming the required value in the BRG register, the required baud rate can be setup.

Rev. 1.10 198 February 1, 2010



UART Module Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits and one or two stop bits. Parity is supported by the UART hardware and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding BNO, PRT, PREN and STOPS bits in the UCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the transmitter and receiver of the UART are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

· Enabling/Disabling the UART

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX pins and these two pins will be in the state of high impedance. When the UART function is disabled, the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the enable control, the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2 and BRG registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active,

then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.


· Data, parity and stop bit selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UCR1 register. The BNO bit controls the number of data bits which can be set to either 8 or 9. The PRT bit controls the choice if odd or even parity. The PREN bit controls the parity on/off function. The STOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address detect mode control bit identifies the frame as an address character. The number of stop bits, which can be either one or two, is independent of the data length.

Start Bit	Data Bits	Address Bits	Parity Bits	Stop Bit			
Example of 8-bit Data Formats							
1	8	0	0	1			
1	7	0	1	1			
1	7	1	0	1			
Example	Example of 9-bit Data Formats						
1	9	0	0	1			
1	8	0	1	1			
1	8	1	0	1			

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



Rev. 1.10 199 February 1, 2010



UART transmitter

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR register. The data to be transmitted is loaded into this TXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin will then return to the high impedance state.

Transmitting data

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit LSB first. In the transmit mode, the TXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT, PREN and STOPS bits to define the required word length, parity type and number of stop bits.
- Setup the BRG register to select the desired baud rate
- Set the TXEN bit to ensure that the UART transmitter is enabled and the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR register. Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR register. Clearing the TXIF flag is always achieved using the following software sequence:

- 1. A USR register access
- 2. A TXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR register is empty and that other data can now be written into the TXR register without overwriting the previous data. If the TEIE bit is set, then the TXIF flag will generate an interrupt. During a data transmission, a write instruction to the TXR register will place the data into the TXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

- 1. A USR register access
- 2. A TXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

· Transmitting break

If the TXBRK bit is set, then the break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N "0" bits, where N=1, 2, etc. if a break character is to be transmitted, then the TXBRK bit must be first set by the application program and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level, then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic high at the end of the last break character will ensure that the start bit of the next frame is recognized.

Rev. 1.10 200 February 1, 2010



UART receiver

The UART is capable of receiving word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, will be stored in the RX8 bit in the UCR1 register. At the receiver core lies the Receiver Shift Register more commonly known as the RSR. The data which is received on the RX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

· Receiving data

When the UART receiver is receiving data, the data is serially shifted in on the external RX input pin to the shift register, with the least significant bit LSB first. The RXR register is a four byte deep FIFO data buffer, where four bytes can be held in the FIFO while the 5th byte can continue to be received. Note that the application program must ensure that the data is read from RXR before the 5th byte has been completely shifted in, otherwise the 5th byte will be discarded and an overrun error OERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT, PREN and STOPS bits to define the required word length, parity type and number of stop bits.
- Setup the BRG register to select the desired baud rate.
- Set the RXEN bit to ensure that the UART receiver is enabled and the RX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received, the following sequence of events will occur:

- The RXIF bit in the USR register will be set then RXR register has data available, at least three more character can be read.
- When the contents of the shift register have been transferred to the RXR register and if the RIE bit is set, then an interrupt will be generated.
- If during reception, a frame error, noise error, parity error or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

- 1. A USR register access
- 2. A RXR register read execution

· Receiving break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO and STOPS bits. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO and STOPS. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the RIDLE bit is set. If a long break signal has been detected and the receiver has received a start bit, the data bits and the invalid stop bit, which sets the FERR flag, the receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. A break is regarded as a character that contains only zeros with the FERR flag set. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, FERR, will be set.
- The receive data register, RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

Idle status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Receiver interrupt

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, RXR. An overrun error can also generate an interrupt if RIE=1.

Rev. 1.10 201 February 1, 2010



Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

• Overrun Error - OERR flag

The RXR register is composed of a four byte deep FIFO data buffer, where four bytes can be held in the FIFO register, while a 5th byte can continue to be received. Before the 5th byte has been entirely shifted in, the data should be read from the RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The OERR flag in the USR register will be set.
- The RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIE bit is set. The OERR flag can be cleared by an access to the USR register followed by a read to the RXR register.

Noise Error – NF flag

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame, the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the shift register to the RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which itself generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by an RXR register read operation.

• Framing Error - FERR flag

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high. Otherwise the FERR flag will be set. The FERR flag is buffered along with the received data and is cleared in any reset.

• Parity Error - PERR flag

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity function is enabled, PREN=1, and if the parity type, odd or even, is selected. The read only PERR flag is buffered along with the received data bytes. It is cleared on any reset, it should be noted that the FERR and PERR flags are buffered along with the corresponding word and should be read before reading the data word.


UART Module Interrupt Structure

Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated on the INT line to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. When any of these conditions are created, if its corresponding interrupt control is enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the microcontroller is woken up by a falling edge on the RX pin, if the WAKE and RIE bits in the UCR2 register are set. Note that in the event of an RX wake-up interrupt occurring, there will be a certain period of delay, commonly known as the System Start-up Time, for the oscillator to restart and stabilize before the system resumes normal operation.

Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.

Rev. 1.10 202 February 1, 2010



UART Module Interrupt Structure

· Address detect mode

Setting the Address Detect function enable control bit, ADDEN, in the UCR2 register, enables this special function. If this bit is set to "1", then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is equal to "1", then when the data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the related interrupt enable control bit and the EMI bit of the microcontroller must also be enabled for correct interrupt generation. The highest address bit is the 9th bit if the bit BNO=1 or the 8th bit if the bit BNO=0. If the highest bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is equal to "0", then a Receive Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last but status. The address detect and parity functions are mutually exclusive functions. Therefore if the address detect function is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity function enable bit PREN to zero.

ADDEN	Bit 9 if BNO=1, Bit 8 if BNO=0	UART Interrupt Generated
	0	√
0	1	√
4	0	X
1	1	V

ADDEN Bit Function

UART Module Power-down and Wake-up

The MCU and UART Module are powered down independently of each other. The method of powering down the MCU is covered in the previous MCU section of the datasheet. The UART Module must be powered down before the MCU is powered down. This is implemented by first clearing the UARTEN bit in the UCR1 register to disable the UART Module circuitry after which the SCS internal line can be set high to disable the SPI interface circuits. When the UART and SPI interfaces are powered down, the SCK and CLKI clock sources to the UART module will be disabled. The UART Module can be powered up by the MCU by first clearing the SCS line to zero and then setting the UARTEN bit. If the UART circuits is powered down while a transmission is still in progress, then the transmission will be terminated and the external TX transmit pin will be forced to a logic high level. In a similar way, if the UART circuits is powered down while receiving data, then the reception of data will likewise be terminated. When the UART circuits is powered down, note that the USR, UCR1, UCR2, UCR3, transmit and receive registers, as well as the BRG register will not be affected.

The UART Module contains a receiver RX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit named UARTEN, the receiver enable bit named RXEN and the receiver interrupt enable bit named RIE, are all set before the MCU and UART module are is powered down, then a falling edge on the RX pin will wake up the MCU from its power down condition. Note

Rev. 1.10 203 February 1, 2010

that as it takes a certain period of time known as the System Start-up Time for oscillator to restart and stabilize after a wake-up, any data received during this time on the RX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up enable control and Receive interrupt enable control being set, the global interrupt enable control and the related interrupt enable control bits must also be set. If these two bits are not set, then only a wake-up event will occur and no interrupt will be serviced. Note also that as it takes a period of delay after a wake-up before normal microcontroller resumes, the relevant UART interrupt will not be serviced until this period of delay time has elapsed.

Using the UART Function

To use the UART function, several important steps must be implemented to ensure that the UART module operates normally:

 The SPI pin-remapping function must be properly configured when the SPI functional pins of the microcontroller are used to control the UART module and for data transmission and data reception.

To correctly connect the MCU Master SPI to the UART Module Slave SPI, the SIM pin-remapping settings for PCK and PINTB in the MCU PRM0 register should be the same as the values listed in the following table.

HT66FU30
 PRM0 Register – PCK and PINT pin-remap setup

Bit	1	0
Name	SIMPS0	PCKPS
Setting value	1	1

HT66FU40/HT66FU50
 PRM0 Register – PCK and PINT pin-remap setup

Bit	2	1	0
Name	SIMPS1	SIMPS0	PCKPS
Setting value	0	1	1

HT66FU60
 PRM0 Register – PCK and PINT pin-remap setup

Bit	2	1	0
Name	SIMPS1	SIMPS0	PCKPS
Setting value	1	1	1

- The SIM operating mode control bits SIM2~SIM0, in the SIMC0 register have to be configured to enable the SIM to operate in the SPI master mode with a different SPI clock frequency.
 - SIM operating mode control bits SIM2~SIM0 in the SIMC0 Register

Bit	7	6	5			
Name	SIM2	SIM1	SIM0			
value	100, 011, 010, 001 or 000					

000: SPI master mode; SPI clock is f_{SYS}/4

001: SPI master mode; SPI clock is f_{SYS}/16

010: SPI master mode; SPI clock is f_{SYS}/64

011: SPI master mode; SPI clock is f_{TBC}

100: SPI master mode; SPI clock is TM0 CCRP match frequency/2

101~111: must not be used

- The PCK control bit is set to 1 to enable the PCK output as the clock source for the UART baud rate generator with various PCK output frequencies determined by the PCKP1 and PCKP0 bits in the SIMC0 Register.
 - PCK output frequency selection bits PCKP1~PCKP0 in the SIMC0 Register

Bit	3	2		
Name	PCKP1	PCKP0		
Value	11, 10, 01 or 00			

00: PCK output frequency is f_{SYS}

01: PCK output frequency is $f_{\text{SYS}}/4$

10: PCK output frequency is f_{SYS}/8

11: PCK output frequency is TM0 CCRP match frequency/2

 PCK output enable control bit PCKEN in the SIMC0 Register

Bit	4	
Name	PCKEN	
Value	1	

0: Disable PCK output


1: Enable PCK output

After the above setup conditions have been implemented, the MCU can enable the SIM interface by setting the SIMEN bit high. The MCU can then begin communication with external UART connected devices using its SPI interface. The detailed MCU Master SPI functional description is provided within the Serial Interface Module section of the MCU datasheet.

Rev. 1.10 204 February 1, 2010



Application Circuit with UART Module



Note: "*" It is recommended that this component is added for added ESD protection.

"**" It is recommended that this component is added in environments where power line noise is significant.

Rev. 1.10 205 February 1, 2010



Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5 µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to en-

sure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Logical and Rotate Operations

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application where rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction RET in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Rev. 1.10 206 February 1, 2010

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table conventions:

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected	
Arithmetic				
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV	
ADDM A,[m]	Add ACC to Data Memory	1 Note	Z, C, AC, OV	
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV	
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV	
ADCM A,[m]	Add ACC to Data memory with Carry	1 Note	Z, C, AC, OV	
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV	
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV	
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV	
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV	
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV	
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С	
Logic Operation				
AND A,[m]	Logical AND Data Memory to ACC	1	Z	
OR A,[m]	Logical OR Data Memory to ACC	1	Z	
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z	
ANDM A,[m]	Logical AND ACC to Data Memory	1 Note	Z	
ORM A,[m]	Logical OR ACC to Data Memory	1 Note	Z	
XORM A,[m]	Logical XOR ACC to Data Memory	1 Note	Z	
AND A,x	Logical AND immediate Data to ACC	1	Z	
OR A,x	Logical OR immediate Data to ACC	1	Z	
XOR A,x	Logical XOR immediate Data to ACC	1	Z	
CPL [m]	Complement Data Memory	1 Note	Z	
CPLA [m]	Complement Data Memory with result in ACC	1	Z	
Increment & Decrement				
INCA [m]	Increment Data Memory with result in ACC	1	Z	
INC [m]	Increment Data Memory	1 Note	Z	
DECA [m]	Decrement Data Memory with result in ACC	1	Z	
DEC [m]	Decrement Data Memory	1 ^{Note}	Z	

Rev. 1.10 207 February 1, 2010



Mnemonic	Description	Cycles	Flag Affected		
Rotate					
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m]	Rotate Data Memory right with result in ACC Rotate Data Memory right Rotate Data Memory right through Carry with result in ACC Rotate Data Memory right through Carry Rotate Data Memory left with result in ACC Rotate Data Memory left Rotate Data Memory left Rotate Data Memory left through Carry with result in ACC	1 1 ^{Note} 1 1 ^{Note} 1	None None C C None None		
RLC [m]	Rotate Data Memory left through Carry	1 Note	C		
Data Move					
MOV A,[m] MOV [m],A MOV A,x	Move Data Memory to ACC Move ACC to Data Memory Move immediate data to ACC	1 1 ^{Note} 1	None None None		
Bit Operation					
CLR [m].i SET [m].i	Clear bit of Data Memory Set bit of Data Memory	1 Note 1 Note	None None		
Branch					
JMP addr SZ [m] SZA [m].i SZ [m].i SNZ [m].i SIZ [m] SDZ [m] SDZA [m] SDZA [m] CALL addr RET RET A,x RETI	Jump unconditionally Skip if Data Memory is zero Skip if Data Memory is zero with data movement to ACC Skip if bit i of Data Memory is zero Skip if bit i of Data Memory is not zero Skip if bit i of Data Memory is not zero Skip if increment Data Memory is zero Skip if decrement Data Memory is zero Skip if increment Data Memory is zero with result in ACC Skip if decrement Data Memory is zero with result in ACC Subroutine call Return from subroutine Return from subroutine and load immediate data to ACC Return from interrupt	2 1 Note 1 note 1 Note 1 Note 1 Note 1 Note 1 Note 1 Note 2 Note 2 2 2 2	None None None None None None None None		
Table Read					
TABRD [m] TABRDL [m]	Read table to TBLH and Data Memory Read table (last page) to TBLH and Data Memory	2 ^{note} 2 ^{Note}	None None		
Miscellaneous					
NOP CLR [m] SET [m] CLR WDT CLR WDT1 CLR WDT2 SWAP [m] SWAPA [m] HALT	No operation Clear Data Memory Set Data Memory Clear Watchdog Timer Pre-clear Watchdog Timer Pre-clear Watchdog Timer Swap nibbles of Data Memory Swap nibbles of Data Memory with result in ACC Enter power down mode	1 1 Note 1 Note 1 Note 1 1 1 1 1 Note 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	None None None TO, PDF TO, PDF None None TO, PDF		

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

- 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
- 3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.

Rev. 1.10 208 February 1, 2010



Instruction Definition

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The

result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The

result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added. The result is

stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added. The result is

stored in the Accumulator.

Operation $ACC \leftarrow ACC + x$ $Affected flag(s) \qquad \qquad OV, Z, AC, C$

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added. The result is

stored in the specified Data Memory.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow \text{ACC} + [m] \\ \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \\ \end{array}$

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND op-

eration. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC \ "AND" \ [m]$

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" x$

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND op-

eration. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then in-

crements by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruc-

tion.

Operation Stack ← Program Counter + 1

Program Counter ← addr

Affected flag(s) None

CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m].i \leftarrow 0 \\ \\ \text{Affected flag(s)} & & \text{None} \end{array}$

CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $\begin{aligned} & TO \leftarrow 0 \\ & PDF \leftarrow 0 \end{aligned}$

Affected flag(s) TO, PDF

CLR WDT1 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-

tion with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF

CLR WDT2 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-

tion with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF



CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow \overline{[m]}$

Affected flag(s) Z

CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow \overline{[m]}$

Affected flag(s) Z

DAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value re-

sulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is

greater than 100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H \text{ or }$

[m] \leftarrow ACC + 06H or [m] \leftarrow ACC + 60H or [m] \leftarrow ACC + 66H

Affected flag(s) C

DEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the Accu-

mulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents

of the Data Memory and registers are retained. The WDT and prescaler are cleared. The

power down flag PDF is set and the WDT time-out flag TO is cleared.

Operation $TO \leftarrow 0$

PDF ← 1

Affected flag(s) TO, PDF



INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumu-

lator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation $ACC \leftarrow [m]$

Affected flag(s) None

MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

 $\label{eq:continuous} \mbox{Operation} \qquad \mbox{ [m]} \leftarrow \mbox{ACC}$ $\mbox{Affected flag(s)} \qquad \mbox{None}$

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation

Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical OR oper-

ation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC \ "OR" \ [m]$

Affected flag(s) Z



OR A,x Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR op-

eration. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR oper-

ation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$

Affected flag(s) Z

RET Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the re-

stored address.

Operation Program Counter ← Stack

Affected flag(s) None

RET A,x Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the

specified immediate data. Program execution continues at the restored address.

 $\mathsf{ACC} \leftarrow \mathsf{x}$

Affected flag(s) None

RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by set-

ting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed be-

fore returning to the main program.

Operation Program Counter ← Stack

 $\mathsf{EMI} \leftarrow 1$

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit

0.

Operation [m].(i+1) \leftarrow [m].i; (i = 0~6)

 $[m].0 \leftarrow [m].7$

Affected flag(s) None

RLA [m] Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit

0. The rotated result is stored in the Accumulator and the contents of the Data Memory re-

main unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i = 0~6)

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None



RLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i = 0~6)$

 $[m].0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s) C

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces

the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i = 0~6)

 $\begin{array}{c} \mathsf{ACC.0} \leftarrow \mathsf{C} \\ \mathsf{C} \leftarrow [\mathsf{m}].7 \end{array}$

Affected flag(s) C

RR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into

bit 7.

Operation [m].i \leftarrow [m].(i+1); (i = 0 \sim 6)

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 ro-

tated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data

Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i = 0~6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i = 0 \sim 6)

 $[m].7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s) C

RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 re-

places the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i = 0~6)

 $\begin{array}{c} ACC.7 \leftarrow C \\ C \leftarrow [m].0 \end{array}$

Affected flag(s) C



SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are sub-

tracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or

zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are sub-

tracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m] = 0

Affected flag(s) None

SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0, the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC = 0

Affected flag(s) None

SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

 $\label{eq:continuous} \mbox{Operation} \qquad \mbox{ [m]} \leftarrow \mbox{FFH}$ $\mbox{Affected flag(s)} \qquad \mbox{None}$

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation $[m].i \leftarrow 1$ Affected flag(s) None



SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m] = 0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC = 0

Affected flag(s) None

SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this re-

quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m].i \neq 0

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result

is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C

SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result

is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow \mathsf{ACC} - [m] \\ \\ \text{Affected flag(s)} & & \mathsf{OV, Z, AC, C} \end{array}$

SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumu-

lator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will

be set to 1.

 $\label{eq:acceleration} \mbox{ Operation } \mbox{ ACC} \leftarrow \mbox{ACC} - \mbox{x}$ $\mbox{ Affected flag(s) } \mbox{ OV, Z, AC, C}$



SWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$

Affected flag(s) None

SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As

this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruc-

tion.

Operation Skip if [m] = 0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is

zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m] = 0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re-

quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i = 0

Affected flag(s) None

TABRD [m] Read table to TBLH and Data Memory

Description The program code addressed by the table pointer (TBHP and TBLP) is moved to the speci-

fied Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

 $\mathsf{TBLH} \leftarrow \mathsf{program} \; \mathsf{code} \; (\mathsf{high} \; \mathsf{byte})$

Affected flag(s) None

TABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None



XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR op-

eration. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR op-

eration. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" x$


Affected flag(s) Z


Rev. 1.10 218 February 1, 2010




Package Information

16-pin DIP (300mil) Outline Dimensions














Fig1. Full Lead Packages

Fig2. 1/2 Lead Packages

• MS-001d (see fig1)

Complete	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	780	_	880
В	240	_	280
С	115	_	195
D	115	_	150
E	14	_	22
F	45	_	70
G	_	100	_
Н	300	_	325
I	_	_	430

• MS-001d (see fig2)

Cumhal	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	735	_	775
В	240	_	280
С	115	_	195
D	115	_	150
E	14	_	22
F	45	_	70
G	_	100	_
Н	300	_	325
I	_	_	430

Rev. 1.10 219 February 1, 2010




• MO-095a (see fig2)


Complete	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	745	_	785
В	275	_	295
С	120	_	150
D	110	_	150
E	14	_	22
F	45	_	60
G	_	100	_
Н	300	_	325
I	_	_	430


Rev. 1.10 220 February 1, 2010



16-pin NSOP (150mil) Outline Dimensions









0	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	228	_	244
В	149	_	157
С	14	_	20
C'	386	_	394
D	53	_	69
Е	_	50	_
F	4	_	10
G	22	_	28
Н	4	_	12
α	0°	_	10°

Rev. 1.10 221 February 1, 2010



16-pin SSOP (150mil) Outline Dimensions









Compleal	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	228	_	244
В	150	_	157
С	8	_	12
C'	189	_	197
D	54	_	60
E	_	25	_
F	4	_	10
G	22	_	28
Н	7	_	10
α	0°	_	8°


Rev. 1.10 222 February 1, 2010



20-pin DIP (300mil) Outline Dimensions














Fig1. Full Lead Packages

Fig2. 1/2 Lead Packages

• MS-001d (see fig1)

Complete	Dimensions in mil		
Symbol	Min.	Nom.	Max.
A	980	_	1060
В	240	_	280
С	115	_	195
D	115	_	150
E	14	_	22
F	45	_	70
G	_	100	_
Н	300	_	325
I	_	_	430


• MO-095a (see fig2)


Cumbal	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	945	_	985
В	275	_	295
С	120	_	150
D	110	_	150
E	14	_	22
F	45	_	60
G	_	100	_
Н	300	_	325
I	_	_	430

Rev. 1.10 223 February 1, 2010



20-pin SOP (300mil) Outline Dimensions








• MS-013


Cumbal	Dimensions in mil		
Symbol	Min.	Nom.	Max.
A	393	_	419
В	256	_	300
С	12	_	20
C'	496	_	512
D	_	_	104
E	_	50	_
F	4	_	12
G	16	_	50
Н	8	_	13
α	0°	_	8°

Rev. 1.10 224 February 1, 2010



20-pin SSOP (150mil) Outline Dimensions







0	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	228	_	244
В	150	_	158
С	8	_	12
C'	335	_	347
D	49	_	65
E	_	25	_
F	4	_	10
G	15	_	50
Н	7	_	10
α	0°	_	8°

Rev. 1.10 225 February 1, 2010



24-pin SKDIP (300mil) Outline Dimensions




Fig1. Full Lead Packages

Fig2. 1/2 Lead Packages

• MS-001d (see fig1)

Complete	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	1230	_	1280
В	240	_	280
С	115	_	195
D	115	_	150
Е	14	_	22
F	45	_	70
G	_	100	
Н	300	_	325
I	_	_	430

• MS-001d (see fig2)

Completed	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	1160	_	1195
В	240	_	280
С	115	_	195
D	115	_	150
E	14	_	22
F	45	_	70
G	_	100	_
Н	300	_	325
I	_	_	430

Rev. 1.10 226 February 1, 2010




• MO-095a (see fig2)


Complete	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	1145	_	1185
В	275	_	295
С	120	_	150
D	110	_	150
E	14	_	22
F	45	_	60
G	_	100	_
Н	300	_	325
I	_	_	430

Rev. 1.10 227 February 1, 2010



24-pin SOP (300mil) Outline Dimensions








• MS-013


Cumbal	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	393	_	419
В	256	_	300
С	12		20
C'	598	_	613
D	_	_	104
E	_	50	_
F	4	_	12
G	16	_	50
Н	8	_	13
α	0°	_	8°

Rev. 1.10 228 February 1, 2010



24-pin SSOP (150mil) Outline Dimensions









0	Dimensions in mil		
Symbol	Min.	Nom.	Max.
А	228	_	244
В	150	_	157
С	8	_	12
C'	335	_	346
D	54	_	60
E	_	25	_
F	4	_	10
G	22	_	28
Н	7	_	10
α	0°	_	8°

Rev. 1.10 229 February 1, 2010



28-pin SKDIP (300mil) Outline Dimensions









Comples I	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	1375	_	1395
В	278	_	298
С	125	_	135
D	125	_	145
E	16	_	20
F	50	_	70
G	_	100	_
Н	295	_	315
I	_	_	375


Rev. 1.10 230 February 1, 2010



28-pin SOP (300mil) Outline Dimensions








• MS-013


Cumhal	Dimensions in mil		
Symbol	Min.	Nom.	Max.
A	393	_	419
В	256	_	300
С	12	_	20
C'	697	_	713
D	_	_	104
E	_	50	_
F	4	_	12
G	16	_	50
Н	8		13
α	0°	_	8°

Rev. 1.10 231 February 1, 2010



28-pin SSOP (150mil) Outline Dimensions








0	Dimensions in mil		
Symbol	Min.	Nom.	Max.
Α	228	_	244
В	150	_	157
С	8	_	12
C'	386	_	394
D	54	_	60
E	_	25	_
F	4	_	10
G	22	_	28
Н	7	_	10
α	0°	_	8°

Rev. 1.10 232 February 1, 2010



SAW Type 32-pin (5mm×5mm) QFN Outline Dimensions




Cumbal	Dimensions in mm.		
Symbol	Min.	Nom.	Max.
А	0.70	_	0.80
A1	0.00	_	0.05
A3	_	0.20	_
b	0.18	_	0.30
D	_	5.00	_
E	_	5.00	_
е	_	0.50	_
D2	1.25	_	3.25
E2	1.25	_	3.25
L	0.30	_	0.50
К	_	_	_

Rev. 1.10 233 February 1, 2010



SAW Type 40-pin (5mm×5mm) QFN Outline Dimensions




Comple at	Dimensions in mm.		
Symbol	Min.	Nom.	Max.
Α	0.70	_	0.80
A1	0.00	_	0.05
A3	_	0.203	_
b	0.15	_	0.25
D	_	5.00	_
E	_	5.00	_
е	_	0.40	_
D2	3.20	_	3.40
E2	3.20	_	3.40
L	0.35	_	0.45
K	_	_	_

Rev. 1.10 234 February 1, 2010



44-pin QFP (10mm×10mm) Outline Dimensions





Comple al	Dimensions in mm		
Symbol	Min.	Nom.	Max.
Α	13.00	_	13.40
В	9.90	_	10.10
С	13.00	_	13.40
D	9.90	_	10.10
E	_	0.80	_
F	_	0.30	_
G	1.90	_	2.20
Н	_	_	2.70
I	0.25	_	0.50
J	0.73	_	0.93
K	0.10	_	0.20
L	_	0.10	_
α	0°	_	7°

Rev. 1.10 235 February 1, 2010



48-pin SSOP (300mil) Outline Dimensions






Complete	Dimensions in inch		
Symbol	Min.	Nom.	Max.
Α	0.395	_	0.420
В	0.291	_	0.299
С	0.008	_	0.012
C'	0.613	_	0.637
D	0.085	_	0.099
E	_	0.025	_
F	0.004	_	0.010
G	0.025	_	0.035
Н	0.004	_	0.012
α	0°	_	8°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	10.03	_	10.67
В	7.39	_	7.59
С	0.20	_	0.30
C'	15.57	_	16.18
D	2.16	_	2.51
Е	_	0.64	_
F	0.10	_	0.25
G	0.64	_	0.89
Н	0.10	_	0.30
α	0°	_	8°

Rev. 1.10 236 February 1, 2010



SAW Type 48-pin (7mm×7mm) QFN Outline Dimensions




Cumbal	Dimensions in mm.		
Symbol	Min.	Nom.	Max.
A	0.70	_	0.80
A1	0.00	_	0.05
A3	_	0.203	_
b	0.18	_	0.30
D	_	7.0	_
E	_	7.0	_
е	_	0.50	_
D2	4.50	_	5.75
E2	4.50	_	5.75
L	0.30	_	0.50
K	0.20	_	_

Rev. 1.10 237 February 1, 2010



52-pin QFP (14mm×14mm) Outline Dimensions




Complete	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	17.30	_	17.50
В	13.90	_	14.10
С	17.30	_	17.50
D	13.90	_	14.10
E	_	1.00	_
F	_	0.40	_
G	2.50	_	3.10
Н	_	_	3.40
I	_	0.10	_
J	0.73	_	1.03
K	0.10	_	0.20
α	0°	_	7°

Rev. 1.10 238 February 1, 2010



Product Tape and Reel Specifications

Reel Dimensions



SOP 16N (150mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	16.8 +0.3/-0.2
T2	Reel Thickness	22.2±0.2

SOP 20W, SOP 24W, SOP 28W (300mil)

Symbol	Description	Dimensions in mm
A	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8 +0.3/-0.2
T2	Reel Thickness	30.2±0.2

Rev. 1.10 239 February 1, 2010



SSOP 16S

Symbol	Description	Dimensions in mm
A	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	12.8 +0.3/-0.2
T2	Reel Thickness	18.2±0.2

SSOP 20S (150mil), SSOP 24S (150mil), SSOP 28S (150mil)

Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	16.8 +0.3/-0.2
T2	Reel Thickness	22.2±0.2


SSOP 48W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±0.1
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2 +0.3/-0.2
T2	Reel Thickness	38.2±0.2

Rev. 1.10 240 February 1, 2010



Carrier Tape Dimensions



SOP 16N (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16.0±0.3
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.55 +0.10/-0.00
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.5±0.1
В0	Cavity Width	10.3±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3±0.1

SOP 20W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0 +0.3/-0.1
Р	Cavity Pitch	12.0±0.1
Е	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5 +0.1/-0.0
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.8±0.1
В0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	21.3±0.1

Rev. 1.10 241 February 1, 2010



SOP 24W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.55 +0.10/-0.00
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
В0	Cavity Width	15.9±0.1
K0	Cavity Depth	3.1±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	21.3±0.1

SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5 +0.1/-0.0
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.10
В0	Cavity Width	18.34±0.10
K0	Cavity Depth	2.97±0.10
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3±0.1

Rev. 1.10 242 February 1, 2010



SSOP 16S

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0 +0.3/-0.1
Р	Cavity Pitch	8.0±0.1
Е	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.10
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
В0	Cavity Width	5.2±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	9.3±0.1

SSOP 20S (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16.0 ^{+0.3/-0.1}
Р	Cavity Pitch	8.0±0.1
Е	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.5 +0.1/-0.0
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.5±0.1
В0	Cavity Width	9.0±0.1
K0	Cavity Depth	2.3±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3±0.1

Rev. 1.10 243 February 1, 2010



SSOP 24S (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16.0 ^{+0.3/-0.1}
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.5 ^{+0.1/-0.0}
D1	Cavity Hole Diameter	1.50+0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.5±0.1
В0	Cavity Width	9.5±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3±0.1


SSOP 28S (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16.0±0.3
Р	Cavity Pitch	8.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.55 +0.10/-0.00
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.5±0.1
В0	Cavity Width	10.3±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3±0.1

Rev. 1.10 244 February 1, 2010



Carrier Tape Dimensions



SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2 Min.
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
В0	Cavity Width	16.2±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5±0.1

Rev. 1.10 245 February 1, 2010



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308

Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538, USA

Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2010 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 1.10 246 February 1, 2010



This datasheet has been downloaded from:

www.EEworld.com.cn

Free Download
Daily Updated Database
100% Free Datasheet Search Site
100% Free IC Replacement Search Site
Convenient Electronic Dictionary
Fast Search System

www.EEworld.com.cn