查询"DSPIC30F2020AT-30E"供应商

MICROCHIP

dsPIC30F1010/202X Data Sheet

28/44-Pin High-Performance Switch Mode Power Supply Digital Signal Controllers



Advance Information

查询"DSPIC30F2020AT-30E"供应商

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



28/44-pin dsPIC30F1010/202X Enhanced Flash SMPS 16-bit Digital Signal Controller

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046). For more information on the device instruction set and programming, refer to the "*dsPIC30F/ 33F Programmer's Reference Manual*" (DS70157).

High-Performance Modified RISC CPU:

- Modified Harvard architecture
- C compiler optimized instruction set architecture
- 83 base instructions with flexible addressing modes
- 24-bit wide instructions, 16-bit wide data path
- 12 Kbytes on-chip Flash program space
- 512 bytes on-chip data RAM
- 16 x 16-bit working register array
- Up to 30 MIPs operation:
 - Dual Internal RC 9.7 and 14.55 MHz (±1%)
- 32X PLL with 480 MHz VCO
- PLL inputs ±3%
- External EC clock 9.7 and 14.55 MHz
- HS Crystal mode 9.7 and 14.55 MHz
- 32 interrupt sources
- Three external interrupt sources
- 8 user-selectable priority levels for each interrupt
- 4 processor exceptions and software traps

DSP Engine Features:

- · Modulo and Bit-Reversed modes
- Two 40-bit wide accumulators with optional saturation logic
- 17-bit x 17-bit single-cycle hardware fractional/ integer multiplier
- Single-cycle Multiply-Accumulate (MAC) operation
- 40-stage Barrel Shifter
- Dual data fetch

Peripheral Features:

- High-current sink/source I/O pins: 25 mA/25 mA
- Three 16-bit timers/counters; optionally pair up 16-bit timers into 32-bit timer modules
- · Four 16-bit Capture input functions
- Two 16-bit Compare/PWM output functions
 Dual Compare mode available
- 3-wire SPI modules (supports 4 Frame modes)
- I²C[™] module supports Multi-Master/Slave mode and 7-bit/10-bit addressing
- UART Module:
 - Supports RS-232, RS-485 and LIN 1.2
 - Supports IrDA[®] with on-chip hardware endec
 - Auto wake-up on Start bit
 - Auto-Baud Detect
 - 4-level FIFO buffer

SMPS PWM Module Features:

- · Four PWM generators with 8 outputs
- Each PWM generator has independent time base and duty cycle
- Duty cycle resolution of 1.1 ns at 30 MIPS
- Individual dead time for each PWM generator:
 - Dead-time resolution 4.2 ns at 30 MIPS
 - Dead time for rising and falling edges
- Phase-shift resolution of 4.2 ns @ 30 MIPS
- Frequency resolution of 8.4 ns @ 30 MIPS
- PWM modes supported:
 - Complementary
 - Push-Pull
 - Multi-Phase
 - Variable Phase
 - Current Reset
 - Current-Limit
- Independent Current-Limit and Fault Inputs
- Output Override Control
- Special Event Trigger
- PWM generated ADC Trigger

查询"DSPIC30F2020AT-30E"供应商 Analog Features:

ADC

- 10-bit resolution
- 2000 Ksps conversion rate
- Up to 12 input channels
- "Conversion pairing" allows simultaneous conversion of two inputs (i.e., current and voltage) with a single trigger
- PWM control loop:
 - Up to six conversion pairs available
 - Each conversion pair has up to four PWM and seven other selectable trigger sources
- Interrupt hardware supports up to 1M interrupts per second

COMPARATOR

- Four Analog Comparators:
 - 20 ns response time
 - 10-bit DAC reference generator
 - Programmable output polarity
 - Selectable input source
 - ADC sample and convert capable
- PWM module interface
 - PWM Duty Cycle Control
 - PWM Period Control
 - PWM Fault Detect
- Special Event Trigger
- PWM-generated ADC Trigger

dsPIC30F SWITCH MODE POWER SUPPLY FAMILY:

Special Microcontroller Features:


- Enhanced Flash program memory:
 - 10,000 erase/write cycle (min.) for industrial temperature range, 100k (typical)
- Self-reprogrammable under software control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with on-chip low power RC oscillator for reliable operation
- Fail-Safe clock monitor operation
- Detects clock failure and switches to on-chip low power RC oscillator
- Programmable code protection
- In-Circuit Serial Programming[™] (ICSP[™])
- Selectable Power Management modes
 - Sleep, Idle and Alternate Clock modes


CMOS Technology:

- Low-power, high-speed Flash technology
- 3.0V and 5.0V operation (±10%)
- Industrial and Extended temperature ranges
- Low power consumption


Product	Pins	Packaging	Program Memory (Bytes)	Data SRAM (Bytes)	Timers	Capture	Compare	UART	SPI	I²C™	PWM	ADCs	S&H	A/D Inputs	Analog Comparators
dsPIC30F1010	28	SDIP	6K	256	2	0	1	1	1	1	2x2	1	2	6 ch	2
dsPIC30F1010	28	SOIC	6K	256	2	0	1	1	1	1	2x2	1	2	6 ch	2
dsPIC30F1010	28	QFN	6K	256	2	0	1	1	1	1	2x2	1	2	6 ch	2
dsPIC30F2020	28	SDIP	12K	512	3	1	2	1	1	1	4x2	1	4	8 ch	4
dsPIC30F2020	28	SOIC	12K	512	3	1	2	1	1	1	4x2	1	4	8 ch	4
dsPIC30F2020	28	QFN	12K	512	3	1	2	1	1	1	4x2	1	4	8 ch	4
dsPIC30F2023	44	QFN	12K	512	3	1	2	1	1	1	4x2	1	4	12 ch	4
dsPIC30F2023	44	TQFP	12K	512	3	1	2	1	1	1	4x2	1	4	12 ch	4


查询"DSPIC30F2020AT-30E"供应商 Pin Diagrams






查询"DSPIC30F2020AT-30E"供应商






查询"DSPIC30F2020AT-30E"供应商

Pin Diagrams



查询"DSPIC30F2020AT-30E"供应商

Pin Diagrams



查询"DSPIC30F2020AT-30E"供应商

Table of Contents

1.0	Device Overview	9
2.0	CPU Architecture Overview	21
3.0	Memory Organization	
4.0	Address Generator Units	43
5.0	Interrupts	49
6.0	I/O Ports	
7.0	Flash Program Memory	81
8.0	Timer1 Module	87
9.0	Timer2/3 Module	91
10.0	Input Capture Module	97
11.0		
12.0	Power Supply PWM	107
	SPI Module	
	I ² C™ Module	
15.0		
16.0		165
17.0	SMPS Comparator Module	185
18.0	System Integration	191
19.0		
20.0	Development Support	
21.0	Electrical Characteristics	225
22.0	Package Marking Information	. 257

查询"DSPIC30F2020AT-30E"供应商

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)


When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

查询"DSPIC30F2020AT-30E"供应商 1.0 DEVICE OVERVIEW

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046). For more information on the device instruction set and programming, refer to the "*dsPIC30F/ 33F Programmer's Reference Manual*" (DS70157). This document contains device specific information for the dsPIC30F1010/202X SMPS devices. These devices contain extensive Digital Signal Processor (DSP) functionality within a high-performance 16-bit microcontroller (MCU) architecture, as reflected in the following block diagrams. Figure 1-1 and Table 1-1 describe the dsPIC30F1010 SMPS device, Figure 1-2 and Table 1-2 describe the dsPIC30F2020 device and Figure 1-3 and Table 1-3 describe the dsPIC30F2023 SMPS device.



查询"DSPIC30F2020AT-30E"供应商

Table 1-1 provides a brief description of device I/O pinouts for the dsPIC30F1010 and the functions that may be multiplexed to a port pin. Multiple functions may exist on one port pin. When multiplexing occurs, the peripheral module's functional requirements may force an override of the data direction of the port pin.


Pin Name	Pin Type	Buffer Type	Description
AN0-AN5	I	Analog	Analog input channels.
AVdd	Р	Р	Positive supply for analog module.
AVss	Р	Р	Ground reference for analog module.
CLKI CLKO	I O	ST/CMOS —	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
EMUD EMUC EMUD1 EMUC1 EMUD2 EMUC2	I/O I/O I/O I/O I/O	ST ST ST ST ST ST	ICD Primary Communication Channel data input/output pin. ICD Primary Communication Channel clock input/output pin. ICD Secondary Communication Channel data input/output pin. ICD Secondary Communication Channel clock input/output pin. ICD Tertiary Communication Channel data input/output pin. ICD Tertiary Communication Channel clock input/output pin.
INT0 INT1 INT2		ST ST ST	External interrupt 0 External interrupt 1 External interrupt 2
SFLT1 SFLT2 SFLT3 PWM1L PWM1H PWM2L PWM2H	 0 0 0	ST ST 	Shared Fault Pin 1 Shared Fault Pin 2 Shared Fault Pin 3 PWM 1 Low output PWM 1 High output PWM 2 Low output PWM 2 High output
MCLR	I/P	ST	Master Clear (Reset) input or programming voltage input. This pin is an active low Reset to the device.
OC1	0	_	Compare outputs.
OCFLTA	I	ST	Output Compare Fault Pin
OSC1 OSC2	I I/O	CMOS —	Oscillator crystal input. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in FRC and EC modes.
PGD PGC PGD1 PGC1 PGD2 PGC2	I/O I I/O I I/0 I	ST ST ST ST ST ST	In-Circuit Serial Programming [™] data input/output pin. In-Circuit Serial Programming clock input pin. In-Circuit Serial Programming data input/output pin 1. In-Circuit Serial Programming clock input pin 1. In-Circuit Serial Programming data input/output pin 2. In-Circuit Serial Programming clock input pin 2.
RB0-RB7	I/O	ST	PORTB is a bidirectional I/O port.
RA9	I/O	ST	PORTA is a bidirectional I/O port.
RD0		ST AOS compat hmitt Trigge	PORTD is a bidirectional I/O port. ible input or output Analog = Analog input r input with CMOS levels O = Output P = Power

TABLE 1-1: PINOUT I/O DESCRIPTIONS FOR dsPIC30F1010

查询"DSPIC30F2020AT-30E"供应商 TABLE 1-1: PINOUT I/O DESCRIPTIONS FOR dsPIC30F1010 (CONTINUED)

Pin Nam	ne	Pin Type	Buffer Type	Description
RE0-RE7		I/O	ST	PORTE is a bidirectional I/O port.
RF6, RF7, RF8		I/O	ST	PORTF is a bidirectional I/O port.
SCK1 SDI1 SDO1		I/O I O	ST ST —	Synchronous serial clock input/output for SPI #1. SPI #1 Data In. SPI #1 Data Out.
SS1		I	ST	SPI #1 Slave Synchronization.
SCL SDA		I/O I/O	ST ST	Synchronous serial clock input/output for I ² C [™] . Synchronous serial data input/output for I ² C.
T1CK T2CK			ST ST	Timer1 external clock input. Timer2 external clock input.
U1RX U1TX U1ARX U1ATX		 0 0	ST — ST —	UART1 Receive. UART1 Transmit. Alternate UART1 Receive. Alternate UART1 Transmit.
CMP1A CMP1B CMP1C CMP1D CMP2A CMP2B CMP2C			Analog Analog Analog Analog Analog Analog Analog	Comparator 1 Channel A Comparator 1 Channel B Comparator 1 Channel C Comparator 1 Channel D Comparator 2 Channel A Comparator 2 Channel B Comparator 2 Channel C
CMP2D CN0-CN7			Analog ST	Comparator 2 Channel D Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.
Vdd		P		Positive supply for logic and I/O pins.
VSS		P		Ground reference for logic and I/O pins.
VSS VREF+			Analog	Analog Voltage Reference (High) input.
VREF-			Analog	Analog Voltage Reference (Low) input.
EXTREF			Analog	External reference to Comparator DAC
Legend:	CM ST I		MOS compa chmitt Trigge	r input with CMOS levels O = Output P = Power

查询"DSPIC30F2020AT-30E"供应商 FIGURE 1-2: dsPIC30F2020 BLOCK DIAGRAM



查询"DSPIC30F2020AT-30E"供应商

Table 1-2 provides a brief description of device I/O pinouts for the dsPIC30F2020 and the functions that may be multiplexed to a port pin. Multiple functions may exist on one port pin. When multiplexing occurs, the peripheral module's functional requirements may force an override of the data direction of the port pin.

Pin Name	Pin Type	Buffer Type	Description
AN0-AN7	I	Analog	Analog input channels.
AVdd	Р	Р	Positive supply for analog module.
AVss	Р	Р	Ground reference for analog module.
CLKI CLKO	I O	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
EMUD EMUC EMUD1 EMUC1 EMUD2 EMUC2	I/O I/O I/O I/O I/O	ST ST ST ST ST ST	ICD Primary Communication Channel data input/output pin. ICD Primary Communication Channel clock input/output pin. ICD Secondary Communication Channel data input/output pin. ICD Secondary Communication Channel clock input/output pin. ICD Tertiary Communication Channel data input/output pin. ICD Tertiary Communication Channel clock input/output pin.
IC1	I	ST	Capture input.
INT0 INT1 INT2		ST ST ST	External interrupt 0 External interrupt 1 External interrupt 2
SFLT1 SFLT2 SFLT3 PWM1L PWM1H PWM2L PWM2H PWM2L PWM3L		ST ST 	Shared Fault Pin 1 Shared Fault Pin 2 Shared Fault Pin 3 PWM 1 Low output PWM 1 High output PWM 2 Low output PWM 2 High output PWM 3 Low output
PWM3L PWM3H PWM4L PWM4H	0000		PWM 3 High output PWM 4 Low output PWM 4 High output
MCLR	I/P	ST	Master Clear (Reset) input or programming voltage input. This pin is an active low Reset to the device.
OC1-OC2 OCFLTA	0 1	_	Compare outputs. Output Compare Fault pin
OSC1 OSC2	I I/O	CMOS —	Oscillator crystal input. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in FRC and EC modes.
PGD PGC PGD1 PGC1 PGD2 PGC2	I/O I I/O I/O I	ST ST ST ST ST ST	In-Circuit Serial Programming [™] data input/output pin. In-Circuit Serial Programming clock input pin. In-Circuit Serial Programming data input/output pin 1. In-Circuit Serial Programming clock input pin 1. In-Circuit Serial Programming data input/output pin 2. In-Circuit Serial Programming clock input pin 2.
Legend: CM ST I		hmitt Trigge	ible input or output Analog = Analog input r input with CMOS levels O = Output P = Power


TABLE 1-2: PINOUT I/O DESCRIPTIONS FOR dsPIC30F2020

查询"DSPIC30F2020AT-30E"供应商 TABLE 1-2: PINOUT I/O DESCRIPTIONS FOR dsPIC30F2020 (CONTINUED)

Pin Name	Pin Type	Buffer Type	Description
RB0-RB7	I/O	ST	PORTB is a bidirectional I/O port.
RA9	I/O	ST	PORTA is a bidirectional I/O port.
RD0	I/O	ST	PORTD is a bidirectional I/O port.
RE0-RE7	I/O	ST	PORTE is a bidirectional I/O port.
RF6, RF7, RF8	I/O	ST	PORTF is a bidirectional I/O port.
SCK1	I/O	ST	Synchronous serial clock input/output for SPI #1.
SDI1	I	ST	SPI #1 Data In.
SDO1	0		SPI #1 Data Out.
SS1	I	ST	SPI #1 Slave Synchronization.
SCL	I/O	ST	Synchronous serial clock input/output for I ² C™.
SDA	I/O	ST	Synchronous serial data input/output for I ² C.
T1CK	I	ST	Timer1 external clock input.
T2CK	I	ST	Timer2 external clock input.
U1RX	I	ST	UART1 Receive.
U1TX	0	—	UART1 Transmit.
U1ARX	I	ST	Alternate UART1 Receive.
U1ATX	0	0	Alternate UART1 Transmit.
CMP1A	I	Analog	Comparator 1 Channel A
CMP1B	I	Analog	Comparator 1 Channel B
CMP1C	1	Analog	Comparator 1 Channel C
CMP1D	I	Analog	Comparator 1 Channel D
CMP2A	I	Analog	Comparator 2 Channel A
CMP2B	I	Analog	Comparator 2 Channel B
CMP2C	I	Analog	Comparator 2 Channel C
CMP2D	I	Analog	Comparator 2 Channel D
CMP3A		Analog	Comparator 3 Channel A
CMP3B		Analog	Comparator 3 Channel B
CMP3C		Analog	Comparator 3 Channel C
CMP3D		Analog	Comparator 3 Channel D
CMP4A CMP4B		Analog Analog	Comparator 4 Channel A Comparator 4 Channel B
	1	-	
CN0-CN7	Ι	ST	Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.
Vdd	Р	—	Positive supply for logic and I/O pins.
Vss	Р	—	Ground reference for logic and I/O pins.
Vref+	I	Analog	Analog Voltage Reference (High) input.
VREF-	I	Analog	Analog Voltage Reference (Low) input.
EXTREF	I	Analog	External reference to Comparator DAC
		MOS compa chmitt Trigge	tible input or output Analog = Analog input r input with CMOS levels O = Output P = Power

查询"DSPIC30F2020AT-30E"供应商

FIGURE 1-3: dsPIC30F2023 BLOCK DIAGRAM



查询"DSPIC30F2020AT-30E"供应商

Table 1-3 provides a brief description of device I/O pinouts for the dsPIC30F2023 and the functions that may be multiplexed to a port pin. Multiple functions may exist on one port pin. When multiplexing occurs, the peripheral module's functional requirements may force an override of the data direction of the port pin.

Pin Name	Pin Type	Buffer Type	Description
AN0-AN11	I	Analog	Analog input channels.
AVdd	Р	Р	Positive supply for analog module.
AVss	Р	Р	Ground reference for analog module.
CLKI	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.
CLKO	0	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
EMUD	I/O	ST	ICD Primary Communication Channel data input/output pin.
EMUC	I/O	ST	ICD Primary Communication Channel clock input/output pin.
EMUD1	I/O	ST	ICD Secondary Communication Channel data input/output pin.
EMUC1	I/O	ST	ICD Secondary Communication Channel clock input/output pin.
EMUD2	I/O	ST	ICD Tertiary Communication Channel data input/output pin.
EMUC2	I/O	ST	ICD Tertiary Communication Channel clock input/output pin.
IC1	I	ST	Capture input.
INT0	I	ST	External interrupt 0
INT1	1	ST	External interrupt 1
INT2	I	ST	External interrupt 2
SFLT1	1	ST	Shared Fault 1
SFLT2	i	ST	Shared Fault 2
SFLT3	i i	ST	Shared Fault 3
SFLT4		ST	Shared Fault 4
IFLT2		ST	Independent Fault 2
IFLT4		ST	Independent Fault 2
PWM1L	0	51	PWM 1 Low output
PWM1H	0		PWM 1 High output
PWM2L	0		PWM 2 Low output
PWM2H	0		PWM 2 High output
PWM3L	0		PWM 3 Low output
PWM3H	0		PWM 3 High output
PWM4L	0		PWM 4 Low output
PWM4H	0		PWM 4 High output
SYNCO SYNCI	0	ST	PWM SYNC output PWM SYNC input
MCLR	I/P	ST	Master Clear (Reset) input or programming voltage input. This pin is an active low Reset to the device.
OC1-OC2	0	—	Compare outputs.
OCFLTA		ST	Output Compare Fault condition.
OSC1	I	CMOS	Oscillator crystal input.
OSC2	I/O	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in FRC and EC modes.
Legend: CM	OS = CN	MOS compat	ible input or output Analog = Analog input
ST			r input with CMOS levels O = Output
I		out	P = Power

TABLE 1-3: PINOUT I/O DESCRIPTIONS FOR dsPIC30F2023

查询"DSPIC30F2020AT-30E"供应商 TABLE 1-3: PINOUT I/O DESCRIPTIONS FOR dsPIC30F2023 (CONTINUED)

Pin Name	Pin Type	Buffer Type	Description
PGD	I/O	ST	In-Circuit Serial Programming™ data input/output pin.
PGC	1	ST	In-Circuit Serial Programming clock input pin.
PGD1	I/O	ST	In-Circuit Serial Programming data input/output pin 1.
PGC1	I	ST	In-Circuit Serial Programming clock input pin 1.
PGD2	I/O	ST	In-Circuit Serial Programming data input/output pin 2.
PGC2	I.	ST	In-Circuit Serial Programming clock input pin 2.
RA0,RA8- RA11	I/O	ST	PORTA is a bidirectional I/O port.
RB0-RB11	I/O	ST	PORTB is a bidirectional I/O port.
RD0,RD1	I/O	ST	PORTD is a bidirectional I/O port.
RE0-RE7	I/O	ST	PORTE is a bidirectional I/O port.
RF2, RF3,	I/O	ST	PORTF is a bidirectional I/O port.
RF6-RF8, RF14, RF15	1/0	51	
RG2, RG3	I/O	ST	PORTG is a bidirectional I/O port.
SCK1	I/O	ST	Synchronous serial clock input/output for SPI #1.
SDI1	1	ST	SPI #1 Data In.
SDO1	0	—	SPI #1 Data Out.
SS1	I	ST	SPI #1 Slave Synchronization.
SCL	I/O	ST	Synchronous serial clock input/output for I ² C.
SDA	I/O	ST	Synchronous serial data input/output for I ² C.
T1CK		ST	Timer1 external clock input.
T2CK	i	ST	Timer2 external clock input.
U1RX	-	ST	UART1 Receive.
		51	
U1TX	0		UART1 Transmit.
U1ARX		ST	Alternate UART1 Receive.
U1ATX	0		Alternate UART1 Transmit
CMP1A	I	Analog	Comparator 1 Channel A
CMP1B	I	Analog	Comparator 1 Channel B
CMP1C	I	Analog	Comparator 1 Channel C
CMP1D	1	Analog	Comparator 1 Channel D
CMP2A	I	Analog	Comparator 2 Channel A
CMP2B	I	Analog	Comparator 2 Channel B
CMP2C	1	Analog	Comparator 2 Channel C
CMP2D	1	Analog	Comparator 2 Channel D
CMP3A	I	Analog	Comparator 3 Channel A
CMP3B	1	Analog	Comparator 3 Channel B
CMP3C	l l	Analog	Comparator 3 Channel C
CMP3D	i	Analog	Comparator 3 Channel D
CMP4A		Analog	Comparator 4 Channel A
CMP4B		Analog	Comparator 4 Channel B
CMP4C		Analog	Comparator 4 Channel C
CMP4C CMP4D		Analog	Comparator 4 Channel D
CN0-CN7	1	ST	Input Change notification inputs Can be software programmed for internal weak pull-ups on all inputs.
Vdd	Р	—	Positive supply for logic and I/O pins.
Vss	Р		Ground reference for logic and I/O pins.
Vref+	I	Analog	Analog Voltage Reference (High) input.
	OS = CN		tible input or output Analog = Analog input

查询"DSPIC30F2020AT-30E"供应商 TABLE 1-3: PINOUT I/O DESCRIPTIONS FOR dsPIC30F2023 (CONTINUED)

Pin Name	Pin Type	Buffer Type	Description
VREF-	I	Analog	Analog Voltage Reference (Low) input.
EXTREF	I	Analog	External reference to Comparator DAC
Legend: CM ST I		hmitt Trigge	ible input or output Analog = Analog input r input with CMOS levels O = Output P = Power

查询"DSPIC30F2020AT-30E"供应商 NOTES:

查询"DSPIC30F2020AT-30E"供应商 2.0 CPU ARCHITECTURE OVERVIEW

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046). For more information on the device instruction set and programming, refer to the "*dsPIC30F/ 33F Programmer's Reference Manual*" (DS70157).

This document provides a summary of the dsPIC30F1010/202X CPU and peripheral function. For a complete description of this functionality, please refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

2.1 Core Overview

The core has a 24-bit instruction word. The Program Counter (PC) is 23 bits wide with the Least Significant bit (LSb) always clear (see **Section 3.1 "Program Address Space"**), and the Most Significant bit (MSb) is ignored during normal program execution, except for certain specialized instructions. Thus, the PC can address up to 4M instruction words of user program space. An instruction prefetch mechanism is used to help maintain throughput. Program loop constructs, free from loop count management overhead, are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The working register array consists of 16x16-bit registers, each of which can act as data, address or offset registers. One working register (W15) operates as a software Stack Pointer for interrupts and calls.

The data space is 64 Kbytes (32K words) and is split into two blocks, referred to as X and Y data memory. Each block has its own independent Address Generation Unit (AGU). Most instructions operate solely through the X memory AGU, which provides the appearance of a single unified data space. The Multiply-Accumulate (MAC) class of dual source DSP instructions operate through both the X and Y AGUs, splitting the data address space into two parts (see **Section 3.2 "Data Address Space"**). The X and Y data space boundary is device-specific and cannot be altered by the user. Each data word consists of 2 bytes, and most instructions can address data either as words or bytes.

There are two methods of accessing data stored in program memory:

• The upper 32 Kbytes of data space memory can be mapped into the lower half (user space) of program space at any 16K program word boundary, defined by the 8-bit Program Space Visibility Page (PSVPAG) register. This lets any instruction access program space as if it were data space, with a limitation that the access requires an additional cycle. Moreover, only the lower 16 bits of each instruction word can be accessed using this method. Linear indirect access of 32K word pages within program space is also possible using any working register, via table read and write instructions.
 Table read and write instructions can be used to access all 24 bits of an instruction word.

Overhead-free circular buffers (modulo addressing) are supported in both X and Y address spaces. This is primarily intended to remove the loop overhead for DSP algorithms.

The X AGU also supports Bit-Reversed Addressing mode on destination effective addresses, to greatly simplify input or output data reordering for radix-2 FFT algorithms. Refer to **Section 4.0 "Address Generator Units"** for details on modulo and Bit-Reversed Addressing.

The core supports Inherent (no operand), Relative, Literal, Memory Direct, Register Direct, Register Indirect, Register Offset and Literal Offset Addressing modes. Instructions are associated with predefined Addressing modes, depending upon their functional requirements.

For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, 3-operand instructions are supported, allowing C = A + B operations to be executed in a single cycle.

A DSP engine has been included to significantly enhance the core arithmetic capability and throughput. It features a high-speed 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. Data in the accumulator or any working register can be shifted up to 15 bits right or 16 bits left in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC class of instructions can concurrently fetch two data operands from memory, while multiplying two W registers. To enable this concurrent fetching of data operands, the data space has been split for these instructions and linear for all others. This has been achieved in a transparent and flexible manner, by dedicating certain working registers to each address space for the MAC class of instructions.

The core does not support a multi-stage instruction pipeline. However, a single stage instruction prefetch mechanism is used, which accesses and partially decodes instructions a cycle ahead of execution, in order to maximize available execution time. Most instructions execute in a single cycle, with certain exceptions.

The core features a vectored exception processing structure for traps and interrupts, with 62 independent vectors. The exceptions consist of up to 8 traps (of which 4 are reserved) and 54 interrupts. Each interrupt is prioritized based on a user-assigned priority between 1 and 7 (1 being the lowest priority and 7 being the highest) in conjunction with a predetermined 'natural order'. Traps have fixed priorities, ranging from 8 to 15.

查询"DSPIC30F2020AT-30E"供应商 2.2 Programmer's Model

The programmer's model is shown in Figure 2-1 and consists of 16x16-bit working registers (W0 through W15), 2x40-bit accumulators (AccA and AccB), STATUS register (SR), Data Table Page register (TBLPAG), Program Space Visibility Page register (PSVPAG), DO and REPEAT registers (DOSTART, DOEND, DCOUNT and RCOUNT), and Program Counter (PC). The working registers can act as data, address or offset registers. All registers are memory mapped. W0 acts as the W register for file register addressing.

Some of these registers have a shadow register associated with each of them, as shown in Figure 2-1. The shadow register is used as a temporary holding register and can transfer its contents to or from its host register upon the occurrence of an event. None of the shadow registers are accessible directly. The following rules apply for transfer of registers into and out of shadows.

- PUSH.S and POP.S W0, W1, W2, W3, SR (DC, N, OV, Z and C bits only) are transferred.
- DO instruction DOSTART, DOEND, DCOUNT shadows are pushed on loop start, and popped on loop end.

When a byte operation is performed on a working register, only the Least Significant Byte (LSB) of the target register is affected. However, a benefit of memory mapped working registers is that both the Least and Most Significant Bytes (MSBs) can be manipulated through byte wide data memory space accesses.

2.2.1 SOFTWARE STACK POINTER/ FRAME POINTER

The dsPIC[®] DSC devices contain a software stack. W15 is the dedicated software Stack Pointer (SP), and will be automatically modified by exception processing and subroutine calls and returns. However, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies the reading, writing and manipulation of the Stack Pointer (e.g., creating stack frames).

Note:	In order to protect against misa	ligned
	stack accesses, W15<0> is always	clear.

W15 is initialized to 0x0800 during a Reset. The user may reprogram the SP during initialization to any location within data space.

W14 has been dedicated as a Stack Frame Pointer as defined by the LNK and ULNK instructions. However, W14 can be referenced by any instruction in the same manner as all other W registers.

2.2.2 STATUS REGISTER


The dsPIC DSC core has a 16-bit STATUS Register (SR), the LSB of which is referred to as the SR Low Byte (SRL) and the MSB as the SR High Byte (SRH). See Figure 2-1 for SR layout.

SRL contains all the MCU ALU operation status flags (including the Z bit), as well as the CPU Interrupt Priority Level Status bits, IPL<2:0>, and the REPEAT active Status bit, RA. During exception processing, SRL is concatenated with the MSB of the PC to form a complete word value, which is then stacked.

The upper byte of the STATUS register contains the DSP Adder/Subtracter status bits, the DO Loop Active bit (DA) and the Digit Carry (DC) Status bit.

2.2.3 PROGRAM COUNTER

The Program Counter is 23 bits wide. Bit 0 is always clear. Therefore, the PC can address up to 4M instruction words.



查询"DSPIC30F2020AT-30E"供应商 2.3 Divide Support

The dsPIC DSC devices feature a 16/16-bit signed fractional divide operation, as well as 32/16-bit and 16/ 16-bit signed and unsigned integer divide operations, in the form of single instruction iterative divides. The following instructions and data sizes are supported:

- 1. DIVF 16/16 signed fractional divide
- 2. DIV.sd 32/16 signed divide
- 3. DIV.ud 32/16 unsigned divide
- 4. DIV. sw 16/16 signed divide
- 5. DIV.uw 16/16 unsigned divide

The 16/16 divides are similar to the 32/16 (same number of iterations), but the dividend is either zero-extended or sign-extended during the first iteration.

The divide instructions must be executed within a REPEAT loop. Any other form of execution (e.g. a series of discrete divide instructions) will not function correctly because the instruction flow depends on RCOUNT. The divide instruction does not automatically set up the RCOUNT value, and it must, therefore, be explicitly and correctly specified in the REPEAT instruction, as shown in Table 2-1 (REPEAT will execute the target instruction {operand value + 1} times). The REPEAT loop count must be set up for 18 iterations of the DIV/DIVF instruction. Thus, a complete divide operation requires 19 cycles.

Note: The Divide flow is interruptible. However, the user needs to save the context as appropriate.

Instruction	Function
DIVF	Signed fractional divide: Wm/Wn \rightarrow W0; Rem \rightarrow W1
DIV.sd	Signed divide: (Wm + 1:Wm)/Wn \rightarrow W0; Rem \rightarrow W1
DIV.sw (or DIV.s)	Signed divide: Wm / Wn \rightarrow W0; Rem \rightarrow W1
DIV.ud	Unsigned divide: (Wm + 1:Wm)/Wn \rightarrow W0; Rem \rightarrow W1
DIV.uw (or DIV.u)	Unsigned divide: Wm / Wn \rightarrow W0; Rem \rightarrow W1

TABLE 2-1: DIVIDE INSTRUCTIONS

查询"DSPIC30F2020AT-30E"供应商 2.4 DSP Engine

The DSP engine consists of a high speed 17-bit x 17-bit multiplier, a barrel shifter, and a 40-bit adder/sub-tracter (with two target accumulators, round and saturation logic).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations, which require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has various options selected through various bits in the CPU Core Configuration Register (CORCON), as listed below:

- 1. Fractional or integer DSP multiply (IF).
- 2. Signed or unsigned DSP multiply (US).
- 3. Conventional or convergent rounding (RND).
- 4. Automatic saturation on/off for AccA (SATA).
- 5. Automatic saturation on/off for AccB (SATB).
- 6. Automatic saturation on/off for writes to data memory (SATDW).
- 7. Accumulator Saturation mode selection (ACCSAT).


Note:	For CORCON layout, see Table 3-3.

A block diagram of the DSP engine is shown in Figure 2-2.

Instruction	Algebraic Operation	ACC WB?	
CLR	A = 0	Yes	
ED	$A = (x - y)^2$	No	
EDAC	$A = A + (x - y)^2$	No	
MAC	A = A + (x * y)	Yes	
MAC	$A = A + x^2$	No	
MOVSAC	No change in A	Yes	
MPY	A = x * y	No	
MPY.N	A = - x * y	No	
MSC	A = A - x * y	Yes	

TABLE 2-2:DSP INSTRUCTION SUMMARY

查询"DSPIC30F2020AT-30E"供应商 FIGURE 2-2: DSP ENGINE BLOCK DIAGRAM



查询"DSPIC30F2020AT-30E"供应商 2.4.1 MULTIPLIER

The 17x17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17x17-bit multiplier/ scaler is a 33-bit value, which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the MSB is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$. For a 16bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF), including 0. For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) 2,147,483,645 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSB is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1-2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF), including 0, and has a precision of 3.01518x10⁻⁵. In Fractional mode, a 16x16 multiply operation generates a 1.31 product, which has a precision of 4.65661x10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

2.4.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its preaccumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter, prior to accumulation.

2.4.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side and either true or complement data into the other input. In the case of addition, the carry/borrow input is active high and the other input is true data (not complemented), whereas in the case of subtraction, the carry/borrow input is active low and the other input is complemented. The adder/subtracter generates overflow Status bits SA/SB and OA/OB, which are latched and reflected in the STATUS register.

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the overflow Status bits described above, and the SATA/B (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- 1. OA: AccA overflowed into guard bits
- OB: AccB overflowed into guard bits
- 3. SA:

AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

4. SB:

AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

5. OAB:

Logical OR of OA and OB

6. SAB:

Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding overflow trap flag enable bit (OVATEN, OVBTEN) in the INTCON1 register (refer to **Section 5.0 "Interrupts"**) is set. This allows the user to take immediate action, for example, to correct system gain.

查询"DSPIC30F2020AT-30E"供应商

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation, or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The overflow and saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the STATUS Register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both the accumulators.

The device supports three Saturation and Overflow modes.

1. Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (e.g., gain calculations).

 Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x0080000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).

 Bit 39 Catastrophic Overflow The bit 39 overflow Status bit from the adder is used to set the SA or SB bit, which remain set until cleared by the user. No saturation operation is performed and the accumulator is allowed to overflow (destroying its sign). If the COVTE bit in the INTCON1 register is set, a catastrophic

overflow can initiate a trap exception.

2.4.2.2 Accumulator 'Write Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- 1. W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

2.4.2.3 Round Logic

The round logic is a combinational block, which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word (lsw) is simply discarded.

Conventional rounding takes bit 15 of the accumulator, zero-extends it and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value will tend to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. If this is the case, the LSb (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme will remove any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC) or rounded (SAC.R) version of the contents of the target accumulator to data memory, via the X bus (subject to data saturation, see **Section 2.4.2.4** "**Data Space Write Saturation**"). Note that for the MAC class of instructions, the accumulator write back operation will function in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

查询"DSPIC30F2020AT-30E"供应商 2.4.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space may also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly. For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The MSb of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

2.4.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 15-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value will shift the operand right. A negative value will shift the operand left. A value of '0' will not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and bit positions 0 to 15 for left shifts.

查询"DSPIC30F2020AT-30E"供应商 NOTES:

查询"DSPIC30F2020AT-30E"供应商 3.0 MEMORY ORGANIZATION

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046). For more information on the device instruction set and programming, refer to the "*dsPIC30F/ 33F Programmer's Reference Manual*" (DS70157).

3.1 Program Address Space


The program address space is 4M instruction words. It is addressable by a 24-bit value from either the 23-bit PC, table instruction Effective Address (EA), or data space EA, when program space is mapped into data space, as defined by Table 3-1. Note that the program space address is incremented by two between successive program words, in order to provide compatibility with data space addressing.

User program space access is restricted to the lower 4M instruction word address range (0x000000 to 0x7FFFFE), for all accesses other than TBLRD/TBLWT, which use TBLPAG<7> to determine user or configuration space access. In Table 3-1, Read/Write instructions, bit 23 allows access to the Device ID, the User ID and the Configuration bits. Otherwise, bit 23 is always clear.

Note:	The address map shown in Figure 3-1 is						
	conceptual, and the actual memory con-						
	figuration may vary across individual						
	devices depending on available memory.						

FIGURE 3-1:


PROGRAM SPACE MEMORY MAP FOR dsPIC30F1010/ 202X



查询"DSPIC30F2020AT-30E"供应商 TABLE 3-1: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address				
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0	PC<22:1>			0
TBLRD/TBLWT	User (TBLPAG<7> = 0)	TBLPAG<7:0>		Data EA <15:0>		
TBLRD/TBLWT	Configuration (TBLPAG<7> = 1)	TBLPAG<7:0>		Data EA <15:0>		
Program Space Visibility	User	0 PSVPAG<		:7:0>	D> Data EA <14:0>	

FIGURE 3-2: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



查询"DSPIC30F2020AT-30E"供应商

3.1.1 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

This architecture fetches 24-bit wide program memory. Consequently, instructions are always aligned. However, as the architecture is modified Harvard, data can also be present in program space.

There are two methods by which program space can be accessed; via special table instructions, or through the remapping of a 16K word program space page into the upper half of data space (see Section 3.1.2 "Data Access from Program Memory Using Program Space Visibility"). The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the least significant word (lsw) of any address within program space, without going through data space. The TBLRDH and TBLWTH instructions are the only method whereby the upper 8 bits of a program space word can be accessed as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the Least Significant Data Word, and TBLRDH and TBLWTH access the space which contains the Most Significant Data Byte.

Figure 3-2 shows how the EA is created for table operations and data space accesses (PSV = 1). Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word. A set of Table Instructions is provided to move byte or word sized data to and from program space.

 TBLRDL: Table Read Low Word: Read the Isw of the program address; P<15:0> maps to D<15:0>. Byte: Read one of the LSBs of the program address; P<7:0> maps to the destination byte when byte select = 0; P<15:8> maps to the destination byte when byte

select = 1.

- TBLWTL: Table Write Low (refer to Section 7.0 "Flash Program Memory" for details on Flash Programming).
- TBLRDH: Table Read High Word: Read the most significant word of the program address; P<23:16> maps to D<7:0>; D<15:8> always be = 0. Byte: Read one of the MSBs of the program address;

P<23:16> maps to the destination byte when byte select = 0;

The destination byte will always be = 0 when byte select = 1.

 TBLWTH: Table Write High (refer to Section 7.0 "Flash Program Memory" for details on Flash Programming).





FIGURE 3-3: PROGRAM DATA TABLE ACCESS (LEAST SIGNIFICANT WORD)



3.1.2 DATA ACCESS FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word program space page. This provides transparent access of stored constant data from X data space, without the need to use special instructions (i.e., TBLRDL/H, TBLWTL/H instructions).

Program space access through the data space occurs if the MSb of the data space EA is set and program space visibility is enabled, by setting the PSV bit in the Core Control register (CORCON). The functions of CORCON are discussed in **Section 2.4** "**DSP Engine**".

Data accesses to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Note that the upper half of addressable data space is always part of the X data space. Therefore, when a DSP operation uses program space mapping to access this memory region, Y data space should typically contain state (variable) data for DSP operations, whereas X data space should typically contain coefficient (constant) data.

Although each data space address, 0x8000 and higher, maps directly into a corresponding program memory address (see Figure 3-5), only the lower 16-bits of the 24-bit program word are used to contain the data. The upper 8 bits should be programmed to force an illegal instruction to maintain machine robustness. Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for details on instruction encoding.

Note that by incrementing the PC by 2 for each program memory word, the Least Significant 15 bits of data space addresses directly map to the Least Significant 15 bits in the corresponding program space addresses. The remaining bits are provided by the Program Space Visibility Page register, PSVPAG<7:0>, as shown in Figure 3-5.

Note: PSV access is temporarily disabled during Table Reads/Writes.


For instructions that use PSV which are executed outside a REPEAT loop:

- The following instructions will require one instruction cycle in addition to the specified execution time:
 - MAC class of instructions with data operand prefetch
 - MOV instructions
 - MOV.D instructions
- All other instructions will require two instruction cycles in addition to the specified execution time of the instruction.

For instructions that use PSV which are executed inside a REPEAT loop:

- The following instances will require two instruction cycles in addition to the specified execution time of the instruction:
 - Execution in the first iteration
 - Execution in the last iteration
 - Execution prior to exiting the loop due to an interrupt
 - Execution upon re-entering the loop after an interrupt is serviced
- Any other iteration of the REPEAT loop will allow the instruction, accessing data using PSV, to execute in a single cycle.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 3-5: DATA SPACE WINDOW INTO PROGRAM SPACE OPERATION



Note: PSVPAG is an 8-bit register, containing bits <22:15> of the program space address (i.e., it defines the page in program space to which the upper half of data space is being mapped).

3.2 Data Address Space

The core has two data spaces. The data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths.


3.2.1 DATA SPACE MEMORY MAP


The data space memory is split into two blocks, X and Y data space. A key element of this architecture is that Y space is a subset of X space, and is fully contained within X space. In order to provide an apparent linear addressing space, X and Y spaces have contiguous addresses.

When executing any instruction other than one of the MAC class of instructions, the X block consists of the 256 byte data address space (including all Y addresses). When executing one of the MAC class of instructions, the X block consists of the 256 bytes data address space excluding the Y address block (for data reads only). In other words, all other instructions regard the entire data memory as one composite address space. The MAC class instructions extract the Y address space from data space and address it using EAs sourced from W10 and W11. The remaining X data space is addressed using W8 and W9. Both address spaces are concurrently accessed only with the MAC class instructions.

A data space memory map is shown in Figure 3-6.

查询"DSPIC30F2020AT-30E"供应商





查询"DSPIC30F2020AT-30E"供应商 3.2.2 DATA SPACES

The X data space is used by all instructions and supports all Addressing modes. There are separate read and write data buses. The X read data bus is the return data path for all instructions that view data space as combined X and Y address space. It is also the X address space data path for the dual operand read instructions (MAC class). The X write data bus is the only write path to data space for all instructions.

The X data space also supports modulo addressing for all instructions, subject to Addressing mode restrictions. Bit-Reversed Addressing is only supported for writes to X data space.

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths. No writes occur across the Y bus. This class of instructions dedicates two W register pointers, W10 and W11, to always address Y data space, independent of X data space, whereas W8 and W9 always address X data space. Note that during accumulator write back, the data address space is considered a combination of X and Y data spaces, so the write occurs across the X bus. Consequently, the write can be to any address in the entire data space.

The Y data space can only be used for the data prefetch operation associated with the MAC class of instructions. It also supports modulo addressing for automated circular buffers. Of course, all other instructions can access the Y data address space through the X data path, as part of the composite linear space.

The boundary between the X and Y data spaces is defined as shown in Figure 3-6 and is not user programmable. Should an EA point to data outside its own assigned address space, or to a location outside physical memory, an all-zero word/byte will be returned. For example, although Y address space is visible by all non-MAC instructions using any Addressing mode, an attempt by a MAC instruction to fetch data from that space, using W8 or W9 (X space pointers), will return 0x0000.

TABLE 3-2:EFFECT OF INVALIDMEMORY ACCESSES

Attempted Operation	Data Returned
EA = an unimplemented address	0x0000
W8 or W9 used to access Y data space in a MAC instruction	0x0000
W10 or W11 used to access X data space in a MAC instruction	0x0000

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes or 32K words.

3.2.3 DATA SPACE WIDTH

The core data width is 16 bits. All internal registers are organized as 16-bit wide words. Data space memory is organized in byte addressable, 16-bit wide blocks.

3.2.4 DATA ALIGNMENT

To help maintain backward compatibility with PICmicro® MCU devices and improve data space memory usage efficiency, the dsPIC30F instruction set supports both word and byte operations. Data is aligned in data memory and registers as words, but all data space EAs resolve to bytes. Data byte reads will read the complete word, which contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the X data path (no byte accesses are possible from the Y data path as the MAC class of instruction can only fetch words). That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

As a consequence of this byte accessibility, all effective address calculations (including those generated by the DSP operations, which are restricted to word sized data) are internally scaled to step through word-aligned memory. For example, the core would recognize that Post-Modified Register Indirect Addressing mode, [Ws++], will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. Should a misaligned read or write be attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed, whereas if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap will then be executed, allowing the system and/or user to examine the machine state prior to execution of the address fault.

FIGURE 3-8: DATA ALIGNMENT

1	15 MSB	8 7	LSB	0	
0001	Byte 1		Byte 0		0000
0003	Byte 3		Byte 2		0002
0005	Byte 5		Byte 4		0004

查询"DSPIC30F2020AT-30E"供应商

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions, including the DSP instructions, operate only on words.

3.2.5 NEAR DATA SPACE

An 8 Kbyte 'near' data space is reserved in X address memory space between 0x0000 and 0x1FFF, which is directly addressable via a 13-bit absolute address field within all memory direct instructions. The remaining X address space and all of the Y address space is addressable indirectly. Additionally, the whole of X data space is addressable using MOV instructions, which support memory direct addressing with a 16-bit address field.

3.2.6 SOFTWARE STACK

The dsPIC DSC device contains a software stack. W15 is used as the Stack Pointer.


The Stack Pointer always points to the first available free word and grows from lower addresses towards higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 3-9. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note: A PC push during exception processing will concatenate the SRL register to the MSB of the PC prior to the push. There is a Stack Pointer Limit register (SPLIM) associated with the Stack Pointer. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0', because all stack operations must be word-aligned. Whenever an Effective Address (EA) is generated using W15 as a source or destination pointer, the address thus generated is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value, 0x1FFE.

Similarly, a Stack Pointer Underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800, thus preventing the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 3-9: CALL STACK FRAME



查	洵"	DS	PI	C3	0F	20	20	AT	-3	0E	"け	ŕ应	Z 百	5																							
	Reset State	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 1000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	nnnn nnnn nnnn nnnn	nnnn nnnn nnnn nnnn	0nnu nuuu nuuu	0000 0000 0nnn nnnn	0nnu nuuu nuuu	0000 0000 0nnn nnnn	0000 0000 0000 0000	0000 0000 0010 0000	
	Bit 0																														0		0		ပ	Ľ	
	Bit 1	-																																	Z	RND	
	Bit 2																																		70	PSV	
	Bit 3																				П					РСН	ŋ	Ð				DOSTARTH		DOENDH	z	IPL3	
	Bit 4																				ACCAU			ACCBU			TBLPAG	PSVPAG				DO		DQ	RA	ACCSAT	
	Bit 5																																		IPLO	SATDW	
	Bit 6																																		IPL1	SATB	
	Bit 7	EG																1		т			т			Ι			Τ	IΤ		-		-	IPL2	SATA	
	Bit 8	W0 / WREG	W1	W2	W3	W4	W5	9M6	W7	W8	6M	W10	W11	W12	W13	W14	W15	SPLIM	ACCAL	ACCAH		ACCBL	ACCBH		PCL	I			RCOUNT	DCOUNT	DOSTARTL		DOENDL		DC	DLO	
	Bit 9																														DO		DQ		DA	DL1	
	Bit 10	-																			((SAB	DL2	
	Bit 11																				Sign-Extension (ACCA<39>)			CCB<39>)											OAB	EDT	
	Bit 12																				ension (A			Sign-Extension (ACCB<39											SB	NS	
RAP	Bit 13																				Sign-Exte			Sign-Exte											SA		
GISTER	Bit 14																									Ι									OB		
CORE REGISTER MAP	Bit 15																																		OA		ed bit
	Addr. E	0000	0002	0004	0006	0008	000A	000C	000E	0010	0012	0014	0016	0018	001A	001C	001E	0020	0022	0024	0026	0028	002A	002C	002E	0030	0032	0034	0036	0038	003A	003C	003E	0040	0042	0044	u = uninitialized bit
TABLE 3-3 :	SFR Name A	W0 0	W1 0	W2 0	W3 0	W4 0	W5 0	W6 0	W7 0	W8 0	0 6M	W10 0	W11 0	W12 0	W13 0	W14 0	W15 0	SPLIM 0	ACCAL 0	ACCAH 0	ACCAU 0	ACCBL 0	ACCBH 0	ACCBU 0	PCL 0	PCH 0	TBLPAG 0	PSVPAG 0	RCOUNT 0	DCOUNT 0	DOSTARTL 0	DOSTARTH 0	DOENDL 0	DOENDH 0	SR 0	CORCON 0	Legend: u = I

查询"[DSP	PIC	30	F2	02	0A	Τ-	30	E"供应商			
	Reset State	0000 0000 0000 0000	0nnn nnnn nnnn nnnn	uuuu uuuu uuuu	0nnn nnnn nnnn nnnn	uuuu uuuu uuuu	nnnn nnnn nnnn nnnn	0000 0000 0000 0000				
	Bit 0		0	1	0	1						
	Bit 1	3:0>										
	Bit 2	×WM<	XWM<3:0>	×WM<	×WM<							
	Bit 3											
	Bit 4								<i>i</i>			
	Bit 5	YWM<3:0>							bit fields			
	Bit 6	ΥWY				YMODSRT 004C YS<15:1> YMODEND 004E YE<15:1> XBREV 0050 BREN YE<16:1> XBREV 0050 BREN YS<14:0> DISICNT 0052 - - DISICNT Legend: u = uninitialized bit Note: Refer to the " <i>dsPIC30F Family Reference Manual</i> " (DS70046) for descriptions of register bit fields.		T<13:0>	egister l			
	Bit 7						ons of r					
	Bit 8		XS<15:1>	XE<15:1>	YS<15:1>	YE<15:1>	×		escriptic			
	Bit 9	BWM<3:0>	3X	XE	λ	Y			6) for d			
ED)	Bit 10	BWM							DS7004			
	Bit 11								anual" (
con	Bit 12	-							ence M			
er mai	Bit 13								ly Refer			
REGISTE	Bit 14	YMODEN						Ι	30F Fami			
CORE REGISTER MAP (CONTINU	Bit 15	XMODEN					BREN	Ι	alized bit i.e " <i>dsPIC</i> .			
3:	Addr.	0046	0048	004A	004C	004E	0050	0052	= uniniti er to th			
TABLE 3-3:	SFR Name	MODCON	XMODSRT	XMODEND	YMODSRT	YMODEND	XBREV	DISICNT	Legend: u = uninitialized bit Note: Refer to the " <i>dsP</i> /			

查询"DSPIC30F2020AT-30E"供应商 NOTES:

查询"DSPIC30F2020AT-30E"供应商 4.0 ADDRESS GENERATOR UNITS

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046). For more information on the device instruction set and programming, refer to the "*dsPIC30F/ 33F Programmer's Reference Manual*" (DS70157).

The dsPIC DSC core contains two independent address generator units: the X AGU and Y AGU. The Y AGU supports word sized data reads for the DSP MAC class of instructions only. The dsPIC DSC AGUs support three types of data addressing:

- Linear Addressing
- Modulo (Circular) Addressing
- Bit-Reversed Addressing

Linear and Modulo Data Addressing modes can be applied to data space or program space. Bit-Reversed Addressing is only applicable to data space addresses.

4.1 Instruction Addressing Modes

The Addressing modes in Table 4-1 form the basis of the Addressing modes optimized to support the specific features of individual instructions. The Addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

4.1.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register, or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-1: FUNDAMENTAL ADDRESSING MODES SUPPORTED

查询"DSPIC30F2020AT-30E"供应商 4.1.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the Addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or an address location. The following Addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- 5-bit or 10-bit Literal

Note:	Not	all	instructions	support	all	the			
	Addr	essi	ng modes give	en above. I	ndivi	dual			
	instr	instructions may support different subsets							
	of th	ese /	Addressing mo	odes.					

4.1.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP Accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the Addressing mode specified in the instruction can differ
	for the source and destination EA. How-
	ever, the 4-bit Wb (Register Offset) field is
	shared between both source and
	destination (but typically only used by
	one).

In summary, the following Addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the		
	Addr	essii	ng modes give	n above. I	ndivi	dual		
	instru	instructions may support different subsets						
	of the	ese /	Addressing mo	odes.				

4.1.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of Addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The two source operand prefetch registers must be a member of the set {W8, W9, W10, W11}. For data reads, W8 and W9 will always be directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng is only	availa	able for W	9 (in X
	space) ar	nd W11 (ir	n Y sp	ace).	

In summary, the following Addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-modified by 2
- Register Indirect Post-modified by 4
- Register Indirect Post-modified by 6
- Register Indirect with Register Offset (Indexed)

4.1.5 OTHER INSTRUCTIONS

Besides the various Addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

查询"DSPIC30F2020AT-30E"供应商 4.2 Modulo Addressing

Modulo addressing is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for modulo addressing, since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can only be configured to operate in one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers) based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers which have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a Bidirectional mode, (i.e., address boundary checks will be performed on both the lower and upper address boundaries).

4.2.1 START AND END ADDRESS

The modulo addressing scheme requires that a starting and an end address be specified and loaded into the 16-bit modulo buffer address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 3-3).

Note: Y-space modulo addressing EA calculations assume word sized data (LSb of every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).


4.2.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register MODCON<15:0> contains enable flags as well as a W register field to specify the W address registers. The XWM and YWM fields select which registers will operate with modulo addressing. If XWM = 15, X RAGU and X WAGU modulo addressing are disabled. Similarly, if YWM = 15, Y AGU modulo addressing is disabled.

The X Address Space Pointer W register (XWM) to which modulo addressing is to be applied, is stored in MODCON<3:0> (see Table 3-3). Modulo addressing is enabled for X data space when XWM is set to any value other than 15 and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which modulo addressing is to be applied, is stored in MODCON<7:4>. Modulo addressing is enabled for Y data space when YWM is set to any value other than 15 and the YMODEN bit is set at MODCON<14>.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 4-1: MODULO ADDRESSING OPERATION EXAMPLE



查询"DSPIC30F2020AT-30E"供应商 4.2.3 MODULO ADDRESSING APPLICABILITY

Modulo addressing can be applied to the Effective Address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (e.g., [W7 + W2]) is used, modulo address correction is performed, but the contents of the register remains unchanged.

4.3 Bit-Reversed Addressing

Bit-Reversed Addressing is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.3.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing is enabled when:

- BWM (W register selection) in the MODCON register is any value other than 15 (the stack can not be accessed using Bit-Reversed Addressing) and
- 2. the BREN bit is set in the XBREV register and
- 3. the Addressing mode used is Register Indirect with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is $M = 2^N$ bytes, then the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the bit-reversed address modifier or 'pivot point' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All Bit-Reversed EA calculations assume
	word sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing will only be executed for register indirect with pre-increment or post-increment addressing and word sized data writes. It will not function for any other Addressing mode or for byte sized data, and normal addresses will be generated instead. When Bit-Reversed Addressing is active, the W Address Pointer will always be added to the address modifier (XB) and the offset associated with the register Indirect Addressing mode will be ignored. In addition, as word sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo addressing and Bit-Reversed Addressing should not be enabled together. In the event that the user attempts to do this, Bit-Reversed Addressing will assume priority when active for the X WAGU, and X WAGU modulo addressing will be disabled. However, modulo addressing will continue to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, then a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.




FIGURE 4-2: BIT-REVERSED ADDRESS EXAMPLE

查询"DSPIC30F2020AT-30E"供应商

TABLE 4-2: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

			ormal ddress					-Reverse Address	d
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

TABLE 4-3: BIT-REVERSED ADDRESS MODIFIER VALUES FOR XBREV REGISTER

Buffer Size (Words)	XB<14:0> Bit-Reversed Address Modifier Value ⁽¹⁾
32768	0x4000
16384	0x2000
8192	0x1000
4096	0x0800
2048	0x0400
1024	0x0200
512	0x0100
256	0x0080
128	0x0040
64	0x0020
32	0x0010
16	0x0008
8	0x0004
4	0x0002
2	0x0001

Note 1: Modifier values greater than 256 words exceed the data memory available on the dsPIC30F1010/202X device

查询"DSPIC30F2020AT-30E"供应商 5.0 INTERRUPTS

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046). For more information on the device instruction set and programming, refer to the "*dsPIC30F/ 33F Programmer's Reference Manual*" (DS70157).

The dsPIC30F1010/202X device has up to 35 interrupt sources and 4 processor exceptions (traps), which must be arbitrated based on a priority scheme.

The CPU is responsible for reading the Interrupt Vector Table (IVT) and transferring the address contained in the interrupt vector to the Program Counter (PC). The interrupt vector is transferred from the program data bus into the Program Counter, via a 24-bit wide multiplexer on the input of the Program Counter.

The Interrupt Vector Table and Alternate Interrupt Vector Table (AIVT) are placed near the beginning of program memory (0x000004). The IVT and AIVT are shown in Figure 5-1.

The interrupt controller is responsible for preprocessing the interrupts and processor exceptions, prior to their being presented to the processor core. The peripheral interrupts and traps are enabled, prioritized and controlled using centralized special function registers:

- IFS0<15:0>, IFS1<15:0>, IFS2<15:0> All interrupt request flags are maintained in these three registers. The flags are set by their respective peripherals or external signals, and they are cleared via software.
- IEC0<15:0>, IEC1<15:0>, IEC2<15:0> All interrupt enable control bits are maintained in these three registers. These control bits are used to individually enable interrupts from the peripherals or external signals.
- IPC0<15:0>... IPC11<7:0> The user-assignable priority level associated with each of these interrupts is held centrally in these twelve registers.
- IPL<3:0> The current CPU priority level is explicitly stored in the IPL bits. IPL<3> is present in the CORCON register, whereas IPL<2:0> are present in the STATUS Register (SR) in the processor core.

- INTCON1<15:0>, INTCON2<15:0> Global interrupt control functions are derived from these two registers. INTCON1 contains the control and status flags for the processor exceptions. The INTCON2 register controls the external interrupt request signal behavior and the use of the alternate vector table.
 - Note: Interrupt flag bits get set when an Interrupt condition occurs, regardless of the state of its corresponding enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

All interrupt sources can be user assigned to one of 7 priority levels, 1 through 7, via the IPCx registers. Each interrupt source is associated with an interrupt vector, as shown in Figure 5-1. Levels 7 and 1 represent the highest and lowest maskable priorities, respectively.

Note: Assigning a priority level of 0 to an interrupt source is equivalent to disabling that interrupt.

If the NSTDIS bit (INTCON1<15>) is set, nesting of interrupts is prevented. Thus, if an interrupt is currently being serviced, processing of a new interrupt is prevented, even if the new interrupt is of higher priority than the one currently being serviced.

Note: The IPL bits become read-only whenever the NSTDIS bit has been set to '1'.

Certain interrupts have specialized control bits for features like edge or level triggered interrupts, interrupt-on-change, etc. Control of these features remains within the peripheral module that generates the interrupt.

The DISI instruction can be used to disable the processing of interrupts of priorities 6 and lower for a certain number of instructions, during which the DISI bit (INTCON2<14>) remains set.

When an interrupt is serviced, the PC is loaded with the address stored in the vector location in Program Memory that corresponds to the interrupt. There are 63 different vectors within the IVT (refer to Figure 5-1). These vectors are contained in locations 0x000004 through 0x0000FE of program memory (refer to Figure 5-1). These locations contain 24-bit addresses, and, in order to preserve robustness, an address error trap will take place should the PC attempt to fetch any of these words during normal execution. This prevents execution of random data as a result of accidentally decrementing a PC into vector space, accidentally mapping a data space address into vector space, or the PC rolling over to 0x000000 after reaching the end of implemented program memory space. Execution of a GOTO instruction to this vector space will also generate an address error trap.

查询"DSPIC30F2020AT-30E"供应商 5.1 Interrupt Priority

The user-assignable Interrupt Priority (IP<2:0>) bits for each individual interrupt source are located in the Least Significant 3 bits of each nibble, within the IPCx register(s). Bit 3 of each nibble is not used and is read as a '0'. These bits define the priority level assigned to a particular interrupt by the user.

Note:	The user selectable priority levels start at
	0, as the lowest priority, and level 7, as the
	highest priority.

Since more than one interrupt request source may be assigned to a specific user specified priority level, a means is provided to assign priority within a given level. This method is called "Natural Order Priority" and is final.

Natural order priority is determined by the position of an interrupt in the vector table, and only affects interrupt operation when multiple interrupts with the same user-assigned priority become pending at the same time.

Table 5-1 lists the interrupt numbers and interrupt sources for the dsPIC DSC devices and their associated vector numbers.

- Note 1: The natural order priority scheme has 0 as the highest priority and 53 as the lowest priority.
 - **2:** The natural order priority number is the same as the INT number.

The ability for the user to assign every interrupt to one of seven priority levels implies that the user can assign a very high overall priority level to an interrupt with a low natural order priority. The INTO (external interrupt 0) may be assigned to priority level 1, thus giving it a very low effective priority.

TABLE 5-1:dsPIC30F1010/202XINTERRUPT VECTOR TABLE

INT Number	Vector Number	Interrupt Source							
Highest N	atural Orde	er Priority							
0	8	INT0 – External Interrupt 0							
1	9	IC1 – Input Capture 1							
2	10	OC1 – Output Compare 1							
3	11	T1 – Timer 1							
4	12	Reserved							
5	13	OC2 – Output Compare 2							
6	14	T2 – Timer 2							
7	15	T3 – Timer 3							
8	16	SPI1							
9	17	U1RX – UART1 Receiver							
10	18	U1TX – UART1 Transmitter							
11	19	ADC – ADC Convert Done							
12	20	NVM – NVM Write Complete							
13	21	SI2C – I ² C [™] Slave Event							
14	22	MI2C – I ² C Master Event							
15	23	Reserved							
16	24	INT1 – External Interrupt 1							
17	25	INT2 – External Interrupt 2							
18	26	PWM Special Event Trigger							
19	27	PWM Gen#1							
20	28	PWM Gen#2							
21	29	PWM Gen#3							
22	30	PWM Gen#4							
23	31	Reserved							
24	32	Reserved							
25	33	Reserved							
26	34	Reserved							
27	35	ICN – Input Change Notification							
28	36	Reserved							
29	37	Analog Comparator 1							
30	38	Analog Comparator 2							
31	39	Analog Comparator 3							
32	40	Analog Comparator 4							
33	41	Reserved							
34	42	Reserved							
35	43	Reserved							
36	44	Reserved							
37	45	ADC Pair 0 Conversion Done							
38	46	ADC Pair 1 Conversion Done							
39	47	ADC Pair 2 Conversion Done							
40	48	ADC Pair 3 Conversion Done							
41	49	ADC Pair 4 Conversion Done							
42	50	ADC Pair 5 Conversion Done							
43	51	Reserved							
44	52	Reserved							
45-53	53-61	Reserved							
	atural Orde								

查询"DSPIC30F2020AT-30E"供应商 5.2 Reset Sequence

A Reset is not a true exception, because the interrupt controller is not involved in the Reset process. The processor initializes its registers in response to a Reset, which forces the PC to zero. The processor then begins program execution at location 0x000000. A GOTO instruction is stored in the first program memory location, immediately followed by the address target for the GOTO instruction. The processor executes the GOTO to the specified address and then begins operation at the specified target (start) address.

5.2.1 RESET SOURCES

In addition to External Reset and Power-on Reset (POR), there are 6 sources of error conditions which 'trap' to the Reset vector.

- Watchdog Time-out: The watchdog has timed out, indicating that the processor is no longer executing the correct flow of code.
- Uninitialized W Register Trap: An attempt to use an uninitialized W register as an Address Pointer will cause a Reset.
- Illegal Instruction Trap: Attempted execution of any unused opcodes will result in an illegal instruction trap. Note that a fetch of an illegal instruction does not result in an illegal instruction trap if that instruction is flushed prior to execution due to a flow change.
- Trap Lockout: Occurrence of multiple Trap conditions simultaneously will cause a Reset.

5.3 Traps

Traps can be considered as non-maskable interrupts indicating a software or hardware error, which adhere to a predefined priority as shown in Figure 5-1. They are intended to provide the user a means to correct erroneous operation during debug and when operating within the application.

Note: If the user does not intend to take corrective action in the event of a Trap Error condition, these vectors must be loaded with the address of a default handler that simply contains the RESET instruction. If, on the other hand, one of the vectors containing an invalid address is called, an address error trap is generated.

Note that many of these trap conditions can only be detected when they occur. Consequently, the questionable instruction is allowed to complete prior to trap exception processing. If the user chooses to recover from the error, the result of the erroneous action that caused the trap may have to be corrected.

There are 8 fixed priority levels for traps: Level 8 through Level 15, which implies that the IPL3 is always set during processing of a trap.

If the user is not currently executing a trap, and he sets the IPL<3:0> bits to a value of '0111' (Level 7), then all interrupts are disabled, but traps can still be processed.

5.3.1 TRAP SOURCES

The following traps are provided with increasing priority. However, since all traps can be nested, priority has little effect.

Math Error Trap:

The Math Error trap executes under the following four circumstances:

- 1. Should an attempt be made to divide by zero, the divide operation will be aborted on a cycle boundary and the trap taken.
- 2. If enabled, a Math Error trap will be taken when an arithmetic operation on either accumulator A or B causes an overflow from bit 31 and the accumulator guard bits are not utilized.
- 3. If enabled, a Math Error trap will be taken when an arithmetic operation on either accumulator A or B causes a catastrophic overflow from bit 39 and all saturation is disabled.
- 4. If the shift amount specified in a shift instruction is greater than the maximum allowed shift amount, a trap will occur.

查询"DSPIC30F2020AT-30E"供应商

Address Error Trap:

This trap is initiated when any of the following circumstances occurs:

- 1. A misaligned data word access is attempted.
- 2. A data fetch from our unimplemented data memory location is attempted.
- 3. A data access of an unimplemented program memory location is attempted.
- 4. An instruction fetch from vector space is attempted.
 - Note: In the MAC class of instructions, wherein the data space is split into X and Y data space, unimplemented X space includes all of Y space, and unimplemented Y space includes all of X space.
- 5. Execution of a "BRA #literal" instruction or a "GOTO #literal" instruction, where literal is an unimplemented program memory address.
- 6. Executing instructions after modifying the PC to point to unimplemented program memory addresses. The PC may be modified by loading a value into the stack and executing a RETURN instruction.

Stack Error Trap:

This trap is initiated under the following conditions:

- The Stack Pointer is loaded with a value which is greater than the (user programmable) limit value written into the SPLIM register (stack overflow).
- 2. The Stack Pointer is loaded with a value which is less than 0x0800 (simple stack underflow).

Oscillator Fail Trap:

This trap is initiated if the external oscillator fails and operation becomes reliant on an internal RC backup.

5.3.2 HARD AND SOFT TRAPS

It is possible that multiple traps can become active within the same cycle (e.g., a misaligned word stack write to an overflowed address). In such a case, the fixed priority shown in Figure 5-1 is implemented, which may require the user to check if other traps are pending, in order to completely correct the fault.


'Soft' traps include exceptions of priority level 8 through level 11, inclusive. The arithmetic error trap (level 11) falls into this category of traps.

'Hard' traps include exceptions of priority level 12 through level 15, inclusive. The address error (level 12), stack error (level 13) and oscillator error (level 14) traps fall into this category.

Each hard trap that occurs must be acknowledged before code execution of any type may continue. If a lower priority hard trap occurs while a higher priority trap is pending, acknowledged, or is being processed, a hard trap conflict will occur.

The device is automatically Reset in a hard trap conflict condition. The TRAPR Status bit (RCON<15>) is set when the Reset occurs, so that the condition may be detected in software.

FIGURE 5-1: TRAP VECTORS




查询"DSPIC30F2020AT-30E"供应商 5.4 Interrupt Sequence

All interrupt event flags are sampled in the beginning of each instruction cycle by the IFSx registers. A pending interrupt request (IRQ) is indicated by the flag bit being equal to a '1' in an IFSx register. The IRQ will cause an interrupt to occur if the corresponding bit in the interrupt enable (IECx) register is set. For the remainder of the instruction cycle, the priorities of all pending interrupt requests are evaluated.

If there is a pending IRQ with a priority level greater than the current processor priority level in the IPL bits, the processor will be interrupted.

The processor then stacks the current Program Counter and the low byte of the processor STATUS Register (SRL), as shown in Figure 5-2. The low byte of the STATUS register contains the processor priority level at the time, prior to the beginning of the interrupt cycle. The processor then loads the priority level for this interrupt into the STATUS register. This action will disable all lower priority interrupts until the completion of the Interrupt Service Routine (ISR).

FIGURE 5-2: INTERRUPT STACK FRAME



- Note 1: The user can always lower the priority level by writing a new value into SR. The Interrupt Service Routine must clear the interrupt flag bits in the IFSx register before lowering the processor interrupt priority, in order to avoid recursive interrupts.
 - 2: The IPL3 bit (CORCON<3>) is always clear when interrupts are being processed. It is set only during execution of traps.

The RETFIE (Return from Interrupt) instruction will unstack the Program Counter and status registers to return the processor to its state prior to the interrupt sequence.

5.5 Alternate Vector Table

In Program Memory, the IVT is followed by the AIVT, as shown in Figure 5-1. Access to the Alternate Vector Table is provided by the ALTIVT bit in the INTCON2 register. If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors. The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment, without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time.

If the AIVT is not required, the program memory allocated to the AIVT may be used for other purposes. AIVT is not a protected section and may be freely programmed by the user.

5.6 Fast Context Saving

A context saving option is available using shadow registers. Shadow registers are provided for the DC, N, OV, Z and C bits in SR, and the registers W0 through W3. The shadows are only one level deep. The shadow registers are accessible using the PUSH.S and POP.S instructions only.

When the processor vectors to an interrupt, the PUSH.S instruction can be used to store the current value of the aforementioned registers into their respective shadow registers.

If an ISR of a certain priority uses the PUSH.S and POP.S instructions for fast context saving, then a higher priority ISR should not include the same instructions. Users must save the key registers in software during a lower priority interrupt, if the higher priority ISR uses fast context saving.

5.7 External Interrupt Requests

The interrupt controller supports five external interrupt request signals, INTO-INT4. These inputs are edge sensitive; they require a low-to-high or a high-to-low transition to generate an interrupt request. The INTCON2 register has five bits, INT0EP-INT4EP, that select the polarity of the edge detection circuitry.

5.8 Wake-up from Sleep and Idle

The interrupt controller may be used to wake-up the processor from either Sleep or Idle modes, if Sleep or Idle mode is active when the interrupt is generated.

If an enabled interrupt request of sufficient priority is received by the interrupt controller, then the standard interrupt request is presented to the processor. At the same time, the processor will wake-up from Sleep or Idle and begin execution of the Interrupt Service Routine needed to process the interrupt request.

查询"DSPIC30F2020AT-30E"供应商 REGISTER 5-1: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE						
bit 15							bit 8						
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0						
SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_						
bit 7							bit 0						
Legend:	1.12	\\/ \\/ ·/	1.14										
R = Readable		W = Writable		-	nented bit, read								
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown						
bit 15	NSTDIS: Into	rrupt Nesting D)isahla hit										
	 1 = Interrupt nesting is disabled 0 = Interrupt nesting is enabled 												
bit 14	OVAERR: Ac	cumulator A O	verflow Trap F	lag bit									
		s caused by ove											
h:: 40	-	s not caused by											
bit 13	OVBERR: Accumulator B Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator B												
		s not caused by ow											
bit 12	COVAERR: Accumulator A Catastrophic Overflow Trap Enable bit												
	•	s caused by cat											
	-	s not caused by	-										
bit 11		COVBERR: Accumulator B Catastrophic Overflow Trap Enable bit 1 = Trap was caused by catastrophic overflow of Accumulator B											
		s caused by car s not caused by											
bit 10	-	umulator A Ove	-										
		rflow of Accum	•										
	0 = Trap disa	abled											
bit 9		umulator B Ove	•	able bit									
	 1 = Trap overflow of Accumulator B 0 = Trap disabled 												
bit 8	-	astrophic Overf	low Tran Enah	le hit									
		catastrophic over	-		enabled								
	0 = Trap disa												
bit 7	SFTACERR:	Shift Accumula	ator Error Statu	ıs bit									
		or trap was cau or trap was not											
bit 6	DIV0ERR: Ar	ithmetic Error S	Status bit										
		or trap was cau											
		or trap was not		invalid accum	ulator shift								
bit 5	-	ted: Read as '											
bit 4		Arithmetic Error											
		trap has occur											
bit 3		Address Error 7											
		error trap has o											
	0 = Address	error trap has i	not occurred										

查询"DSPIC30F2020AT-30E"供应商 REGISTER 5-1: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

- bit 2 STKERR: Stack Error Trap Status bit
 - 1 = Stack error trap has occurred
 - 0 = Stack error trap has not occurred
- bit 1 OSCFAIL: Oscillator Failure Trap Status bit
 - 1 = Oscillator failure trap has occurred
 - 0 = Oscillator failure trap has not occurred
- bit 0 Unimplemented: Read as '0'

	C30F2020AT-						
REGISTER R/W-0	8-0	U-0	UPI CONTR U-0		U-0	U-0	U-0
		0-0	0-0	0-0	0-0	0-0	0-0
ALTIVT	DISI	—		—	—	—	—
bit 15							bit 8
						D 444 0	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	_	_	_	_	INT2EP	INT1EP	INT0EP
bit 7							bit 0
Lovende							
Legend: R = Readabl	a hit		h:+		mantad hit raad		
		W = Writable		0 = 0 minipler	mented bit, read		
-n = Value at	PUR	'1' = Bit is set		0 = Bit is cle	ared	x = Bit is unkr	nown
bit 15		ala Altaraata la	torrupt \/ootor	Tabla bit			
DIL 15		ole Alternate In nate vector tab	•	Table bit			
		dard (default) v					
bit 14		nstruction Statu					
	1 = DISI ins	truction is activ	'e				
	0 = DISI ins	truction is not a	active				
bit 13-3	Unimplemen	ted: Read as '	0'				
bit 2	INT2EP: Exte	ernal Interrupt 2	2 Edge Detect	Polarity Selec	t bit		
		on negative ed					
	•	on positive edg					
bit 1		ernal Interrupt 1	•	Polarity Selec	t bit		
		on negative ed	•				
bit 0	•	on positive edg		Dolority Soloo	t hit		
		ernal Interrupt C on negative ed	•	Polarity Selec			
		on negative ed on positive edg					
			<u>,</u> -				

REGISTER 5	- 5 . II 5 0.			IUS REGIST						
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-			
	MI2CIF	SI2CIF	NVMIF	ADIF	U1TXIF	U1RXIF	SPI1			
bit 15										
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-			
T3IF	T2IF	OC2IF	—	T1IF	OC1IF	IC1IF	INT0			
bit 7		<u> </u>		•	·					
Legend:										
R = Readable	bit	W = Writable	e bit	U = Unimple	mented bit, read	d as '0'				
-n = Value at F	OR	'1' = Bit is se	et	'0' = Bit is cle	eared	x = Bit is unkn	nown			
bit 15	-	nted: Read as								
bit 14		Master Events		Status bit						
		t request has c								
bit 13		t request has r								
DIL 13	SI2CIF: I ² C Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred									
	 0 = Interrupt request has not occurred 									
bit 12	NVMIF: Nonvolatile Memory Interrupt Flag Status bit									
		t request has c		0						
	0 = Interrupt request has not occurred									
bit 11		Conversion Co		ot Flag Status I	bit					
		t request has c t request has r								
bit 10	-	RT1 Transmitte		a Status hit						
bit TO		t request has c	-	g Olalus Dil						
		t request has r								
bit 9	U1RXIF: UA	RT1 Receiver	Interrupt Flag	Status bit						
	1 = Interrupt request has occurred									
	-	t request has r								
bit 8		1 Event Interru	-	bit						
	•	t request has c t request has r								
bit 7	-	3 Interrupt Flag								
		t request has c								
	•	t request has r								
bit 6	T2IF: Timer2	2 Interrupt Flag	Status bit							
		t request has c								
1.4. <i>C</i>	-	t request has r			- 1-14					
bit 5	-	out Compare C		upt Flag Statu	s dit					
		t request has c t request has r								
bit 4	-	nted: Read as								
	•									
bit 3	T1IF: Timer1	Interrupt Flag	Status bit							
bit 3		l Interrupt Flag t request has c								

查询"DSPIC30F2020AT-30F"供应商 REGISTER 5-3: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 0	INT0IF: External Interrupt 0 Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred

REGISTER	5-4: IF51:I	NIERRUPI	FLAG STAT	IUS REGISTI	2R 1						
R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-(
AC3IF	AC2IF	AC1IF		CNIF	_	— —					
bit 15											
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W				
_	PWM4IF	PWM3IF	PWM2IF	PWM1IF	PSEMIF	INT2IF	INT1				
bit 7		1 1111011			102.00						
Legend:											
R = Readable	e bit	W = Writable	e bit	U = Unimplei	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	AC3IF: Analog	g Comparato	r #3 Interrupt F	lag Status bit							
	1 = Interrupt			0							
	0 = Interrupt	request has n	ot occurred								
bit 14	AC2IF: Analog	g Comparato	⁻ #2 Interrupt F	lag Status bit							
	1 = Interrupt										
	0 = Interrupt	•									
bit 13	AC1IF: Analog Comparator #1 Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 12	-	-									
bit 11				Flog Status bit							
DILTI	1 = Interrupt	-		Flag Status bit							
	0 = Interrupt										
bit 10 -7	Unimplement										
bit 6	-			ator #4 Interrup	t Flag Status bi	t					
	1 = Interrupt										
	0 = Interrupt										
bit 5	PWM3IF: Puls	se Width Mod	ulation Genera	ator #3 Interrup	t Flag Status bi	t					
	1 = Interrupt $0 = $ Interrupt 1										
bit 4	PWM2IF: Puls	se Width Mod	ulation Genera	ator #2 Interrup	t Flag Status bi	t					
	1 = Interrupt										
	0 = Interrupt	•									
bit 3				ator #1 Interrup	t Flag Status bi	t					
	1 = Interrupt										
bit 2	PSEMIF: PWI	M Special Eve	ent Match Inter	rrupt Flag Statu	is bit						
	1 = Interrupt	•									
	0 = Interrupt	-									
bit 1	INT2IF: Extern		-	it							
	1 = Interrupt										
bit 0	0 = Interrupt	-		:+							

REGISTER	5-5: IFS2: I	NTERRUPT F	LAG STAT	US REGISTI	ER 2		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-00	R/W-0
—	—	—	—	—	ADCP5IF	ADCP4IF	ADCP3IF
bit 15							bit
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
ADCP2IF	ADCP1IF	ADCP0IF	—	—	—	—	AC4IF
bit 7							bit
Legend:							
R = Readabl		W = Writable k	bit		mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-11	Unimplomon	ted: Read as 'c	, ,				
bit 10	-	C Pair 5 Conve		ntorrunt Elog C	Statua hit		
		request has oc		menupi riag c	bialus bil		
	•	request has not					
bit 9	ADCP4IF: AD	DC Pair 4 Conve	ersion Done I	nterrupt Flag S	Status bit		
		request has oc					
	•	request has not					
bit 8		C Pair 3 Conve		nterrupt Flag S	status bit		
		request has occ request has not					
bit 7	•	C Pair 2 Conve		nterrupt Flag S	Status bit		
		request has occ					
		request has not					
bit 6	ADCP1IF: AD	DC Pair 1 Conve	ersion Done I	nterrupt Flag S	Status bit		
		request has oc					
L:4 C	•	request has not		interrupt Floor C			
bit 5		C Pair 0 Conve request has occ		Interrupt Flag S	Status Dit		
		request has not					
bit 4-1	•	ted: Read as 'c					
bit 0	-	g Comparator #		lag Status bit			
		request has occ	-	-			
		request has not					

REGISTER 5	-6: IECU:	INTERRUPT	ENABLE C	ONTROL RE	GISTER 0						
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	MI2CIE	SI2CIE	NVMIE	ADIE	U1TXIE	U1RXIE	SPI1IE				
bit 15			·				ł				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
T3IE	T2IE	OC2IE		T1IE	OC1IE	IC1IE	INTOI				
bit 7											
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'					
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkn	nown				
bit 15	Unimplemer	nted: Read as	ʻ0'								
bit 14	-	Master Events		ble bit							
	1 = Interrupt	request enable request not er	ed								
bit 13		•		o hit							
DIL 13	SI2CIE: I ² C Slave Events Interrupt Enable bit 1 = Interrupt request enabled										
	•	request not er									
bit 12	NVMIE: Nonvolatile Memory Interrupt Enable bit										
	1 = Interrupt request enabled										
		request not er									
bit 11		Conversion Co	-	pt Enable bit							
	•	request enable request not er									
bit 10	-	-		able bit							
	U1TXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request enabled										
	0 = Interrupt	request not er	abled								
bit 9		RT1 Receiver I	•	ole bit							
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
bit 8	•	•									
		Event Interrup									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
bit 7	T3IE: Timer3	Interrupt Enab	ole bit								
	1 = Interrupt request enabled										
	-	request not er									
bit 6		Interrupt Enab									
		request enable request not er									
bit 5	-	-		rupt Enable bit							
Sit 0	-	request enable									
		request not er									
bit 4	Unimplemer	nted: Read as	ʻ0'								
bit 3	T1IE: Timer1	Interrupt Enat	ole bit								

查询"DSPIC30F2020AT-30E"供应商

REGISTER 5-6: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	 IC1IE: Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	 INTOIE: External Interrupt 0 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-(
AC3IE	AC2IE	AC1IE	_	CNIE	_	_	_				
bit 15	/.02.2			0							
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W				
 bit 7	PWM4IE	PWM3IE	PWM2IE	PWM1IE	PSEMIE	INT2IE	INT1				
Legend:											
R = Readable		W = Writable		•	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set	1	'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15	AC3IE: Anal	og Comparator	#3 Interrupt E	Enable bit							
	1 = Interrupt	request enable	ed								
	•	request not en									
bit 14		og Comparator		Enable bit							
		t request enable t request not en									
bit 13	 0 = Interrupt request not enabled AC1IE: Analog Comparator #1 Interrupt Enable bit 										
		request enable									
		request not en									
bit 12	-	nted: Read as '									
bit 11	-	Change Notifica		Enable bit							
		t request enable t request not en									
bit 10 -7	-	nted: Read as '									
bit 6	PWM4IE: Pulse Width Modulation Generator #4 Interrupt Enable bit										
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
1. i		•			4 F						
bit 5		Ise Width Mod		ator #3 Interrup	ot Enable bit						
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
bit 4	PWM2IE: Pu	Ise Width Mod	ulation Genera	ator #2 Interrup	ot Enable bit						
		t request enable									
	-	request not en									
bit 3		Ise Width Mod		ator #1 Interrup	ot Enable bit						
	-	t request enable t request not en									
bit 2	-	VM Special Eve		rrupt Enable bi	t						
		request enable									
	0 = Interrupt	request not en	abled								
bit 1		rnal Interrupt 2									
		t request enable t request not en									
bit 0	-	rnal Interrupt 1									
~											

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0						
_	_	_	—	_	ADCP5IE	ADCP4IE	ADCP3IE						
bit 15							bit 8						
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0						
ADCP2IE	ADCP1IE	ADCP0IE	—	—	—	—	AC4IE						
bit 7							bit C						
Legend: R = Readab	la hit				mantad bit raa								
		W = Writable I	JIL	•	mented bit, read								
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown						
bit 15 -11	Unimplemen	ted: Read as 'o	ı'										
bit 10	•	DC Pair 5 Conv		Interrunt Enable	e hit								
		request enable			e bit								
	•	request not ena											
bit 9	ADCP5IE: AI	DC Pair 5 Conv	ersion done	Interrupt Enable	e bit								
		request enable											
	-	request not ena											
bit 8		DC Pair 4 Conv		Interrupt Enable	e bit								
		request enable request not ena											
bit 7	-	-		Interrunt Enable	e hit								
		ADCP3IE: ADC Pair 3 Conversion done Interrupt Enable bit 1 = Interrupt request enabled											
	•	0 = Interrupt request not enabled											
bit 8	ADCP2IE: AI	DC Pair 2 Conv	ersion done	Interrupt Enable	e bit								
		request enable											
	•	request not ena											
bit 7		DC Pair 1 Conv		Interrupt Enable	e bit								
		request enable request not ena											
bit 6	•	DC Pair 0 Conv		Interrupt Enable	o hit								
DILO		request enable			e bit								
	•	request not ena											
bit 4 -1	Unimplemen	ted: Read as 'o)'										
bit 0	AC4IE: Analo	og Comparator	#4 Interrupt I	Enable bit									
	a												
	1 = Interrupt	request enable	a										

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-			
—		T1IP<2:0>		_		OC1IP<2:0>				
bit 15										
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-			
bit 7		IC1IP<2:0>		—		INT0IP<2:0>				
Legend:	L : 4		L. *A							
R = Readable		W = Writable		-	emented bit, rea					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own			
bit 15	Unimpleme	nted: Read as '	כי							
bit 14-12	-									
	T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 11	Unimpleme	nted: Read as '	כ'							
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits									
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
	•									
	•									
	•									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 7		nted: Read as '								
bit 6-4	-	Input Capture C		errunt Priority	hits					
					010					
	 111 = Interrupt is priority 7 (highest priority interrupt) 									
	•									
	•									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 3	Unimpleme	nted: Read as '	כי							
bit 2-0	INT0IP<2:0	External Interr	upt 0 Priority	/ bits						
	111 = Interr	upt is priority 7 (I	nighest prior	ity interrupt)						
	•									
	•									
	•									
	001 - Intorr	upt is priority 1								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		T3IP<2:0>				T2IP<2:0>				
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
		OC2IP<2:0>					_			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	Unimpleme	ented: Read as '	o'							
bit 14-12	T3IP<2:0>: Timer3 Interrupt Priority bits									
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
	•									
	•									
	•									
		upt is priority 1 upt source is dis	ablad							
bit 11		-								
bit 10-8	Unimplemented: Read as '0' T2IP<2:0>: Timer2 Interrupt Priority bits									
		upt is priority 7 (I	-	ity interrunt)						
	•		ingricot priori	ity interrupty						
	•									
	•									
	001 = Interr	upt is priority 1								
	000 = Interr	upt source is dis	abled							
bit 7	Unimpleme	ented: Read as '	o'							
bit 6-4		Output Compare		-	ity bits					
	111 = Interr	upt is priority 7 (I	highest priori	ity interrupt)						
	•									
	•									
	•	unt in primity of								
		upt is priority 1 upt source is dis	abled							

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-			
_		ADIP<2:0>		_		U1TXIP<2:0>				
bit 15										
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-			
		U1RXIP<2:0>		—		SPI1IP<2:0>				
bit 7										
Legend:										
R = Readable b	oit	W = Writable	bit	U = Unimple	emented bit, re	ad as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own			
bit 15	Unimplem	nented: Read as '	0'							
bit 14-12		ADC Conversio	-		ty bits					
	111 = Inte	rrupt is priority 7 (I	highest prior	ity interrupt)						
	•									
	•									
	001 = Interrupt is priority 1									
	000 = Interrupt source is disabled									
bit 11	Unimplem	nented: Read as '	0'							
bit 10-8	U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	• 001 = Interrupt is priority 1									
		rrupt is priority i rrupt source is dis	abled							
bit 7		nented: Read as '								
bit 6-4	-	2:0>: UART1 Rece		t Priority bits						
	111 = Inte	rrupt is priority 7 (I	highest prior	ity interrupt)						
	•									
	•									
	•									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 3		nented: Read as '								
bit 2-0	-	0>: SPI1 Event In		tv hits						
5.1.2.0		rrupt is priority 7 (
	•	1 - 2 - (5 1 5							
	•									
	•									
	001 = Inte	rrupt is priority 1								

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—		_	_			MI2CIP<2:0>	
bit 15		·					bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SI2CIP<2:0>	1411 0	_			1411 0
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	NVMIP<2:0>	own
bit 7 bit 6-4	• • • • • • • • • • • • • • • • • • •	upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' >: I ² C Slave Eve upt is priority 7 (abled o' ents Interrupt I	Priority bits			
	000 = Interru	upt is priority 1 upt source is dis					
bit 3	-	nted: Read as '					
bit 2-0		Nonvolatile M upt is priority 7 (•	•			
	•						
	•						

	OR '1' = Bit is set Unimplemented: Read as ' PWM1IP<2:0>: PWM Gene	R/W-0	U-0 U-0 U = Unimpleu '0' = Bit is cle	R/W-1	PSEMIP<2:0> R/W-0 INT1IP<2:0> ad as '0' x = Bit is unkn	R/W-0				
U-0 — bit 7 Legend: R = Readable I -n = Value at P bit 15	INT2IP<2:0> bit W = Writable OR '1' = Bit is set Unimplemented: Read as ' PWM1IP<2:0>: PWM Gene	bit	U = Unimple	mented bit, re	INT1IP<2:0>	R/W-0				
	INT2IP<2:0> bit W = Writable OR '1' = Bit is set Unimplemented: Read as ' PWM1IP<2:0>: PWM Gene	bit	U = Unimple	mented bit, re	INT1IP<2:0>					
	INT2IP<2:0> bit W = Writable OR '1' = Bit is set Unimplemented: Read as ' PWM1IP<2:0>: PWM Gene	bit	U = Unimple	mented bit, re	INT1IP<2:0>					
Legend: R = Readable I -n = Value at P bit 15	bit W = Writable OR '1' = Bit is set Unimplemented: Read as ' PWM1IP<2:0>: PWM Gene	t	-		ad as '0'	k				
Legend: R = Readable I -n = Value at P bit 15	OR '1' = Bit is set Unimplemented: Read as ' PWM1IP<2:0>: PWM Gene	t	-			t				
R = Readable I -n = Value at P bit 15	OR '1' = Bit is set Unimplemented: Read as ' PWM1IP<2:0>: PWM Gene	t	-							
-n = Value at P bit 15	OR '1' = Bit is set Unimplemented: Read as ' PWM1IP<2:0>: PWM Gene	t	-							
bit 15	Unimplemented: Read as 6 PWM1IP<2:0>: PWM Gene	-	'0' = Bit is cle	eared	x = Bit is unkn					
	PWM1IP<2:0>: PWM Gene	0'				own				
	PWM1IP<2:0>: PWM Gene	0'								
bit 14-12										
	111 = Interrupt is priority 7 (rator #1 Inter	rupt Priority bite	6						
		111 = Interrupt is priority 7 (highest priority interrupt)								
	•									
	•									
	• 001 = Interrupt is priority 1									
	000 = Interrupt source is disabled									
bit 11	Unimplemented: Read as '									
bit 10-8	PSEMIP<2:0>: PWM Special Event Match Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interrupt is priority 1 000 = Interrupt source is dis	sabled								
bit 7	Unimplemented: Read as '									
bit 6-4	INT2IP<2:0>: External Inter		/ bits							
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	•									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 3	Unimplemented: Read as '									
bit 2-0	INT1IP<2:0>: External Inter		/ bits							
5112 0	111 = Interrupt is priority 7 (
	•									
	•									
	•									
	001 = Interrupt is priority 1 000 = Interrupt source is dis	ablad								

	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
U-0			0-0		1\/ \\-	PWM4IP<2:0>	10/00-0			
pit 15						1 1111411 <2.02	bit			
							Ditt			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		PWM3IP<2:0>		—		PWM2IP<2:0>				
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	ead as '0' x = Bit is unknown	iown			
			- 1							
bit 15-11	-	ented: Read as '								
bit 10-8		:0>: PWM Gener								
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	• 001 = Interrupt is priority 1									
	001 - Intorr	unt is priority 1								
			abled							
oit 7	000 = Interr	upt source is dis								
	000 = Interr Unimpleme		0'	rupt Priority bits						
	000 = Interr Unimpleme PWM3IP<2:	upt source is dis ented: Read as '	o' rator #3 Inter							
	000 = Interr Unimpleme PWM3IP<2:	upt source is dis nted: Read as ' : 0>: PWM Gener	o' rator #3 Inter							
	000 = Interr Unimpleme PWM3IP<2:	upt source is dis nted: Read as ' : 0>: PWM Gener	o' rator #3 Inter							
bit 7 bit 6-4	000 = Interr Unimpleme PWM3IP<2:	upt source is dis nted: Read as ' : 0>: PWM Gener	o' rator #3 Inter							
	000 = Interr Unimpleme PWM3IP<2: 111 = Interr • • • 001 = Interr	upt source is dis ented: Read as ' :0>: PWM Gener upt is priority 7 (l upt is priority 1	^{0'} rator #3 Interi highest priori							
bit 6-4	000 = Interr Unimpleme PWM3IP<2: 111 = Interr • • • 001 = Interr	upt source is dis ented: Read as ' :0>: PWM Gener upt is priority 7 (l	^{0'} rator #3 Interi highest priori							
bit 6-4	000 = Interr Unimpleme PWM3IP<2: 111 = Interr • • • 001 = Interr 000 = Interr Unimpleme	upt source is dis ented: Read as ' :0>: PWM Gener upt is priority 7 (upt is priority 1 upt source is dis ented: Read as '	₀ , rator #3 Intern highest priori abled 0,	ty interrupt)						
bit 6-4	000 = Interr Unimpleme PWM3IP<2: 111 = Interr • • • 001 = Interr 000 = Interr Unimpleme PWM2IP<2:	upt source is dis ented: Read as (:0>: PWM Gener upt is priority 7 (upt is priority 1 upt source is dis ented: Read as (:0>: PWM Gener	₀ ' rator #3 Intern highest priori abled ^{0'} rator #2 Inter	rupt Priority bits						
bit 6-4	000 = Interr Unimpleme PWM3IP<2: 111 = Interr • • • 001 = Interr 000 = Interr Unimpleme PWM2IP<2:	upt source is dis ented: Read as ' :0>: PWM Gener upt is priority 7 (upt is priority 1 upt source is dis ented: Read as '	₀ ' rator #3 Intern highest priori abled ^{0'} rator #2 Inter	rupt Priority bits						
bit 6-4	000 = Interr Unimpleme PWM3IP<2: 111 = Interr • • • 001 = Interr 000 = Interr Unimpleme PWM2IP<2:	upt source is dis ented: Read as (:0>: PWM Gener upt is priority 7 (upt is priority 1 upt source is dis ented: Read as (:0>: PWM Gener	₀ ' rator #3 Intern highest priori abled ^{0'} rator #2 Inter	rupt Priority bits						
	000 = Interr Unimpleme PWM3IP<2: 111 = Interr • • • 001 = Interr 000 = Interr Unimpleme PWM2IP<2:	upt source is dis ented: Read as (:0>: PWM Gener upt is priority 7 (upt is priority 1 upt source is dis ented: Read as (:0>: PWM Gener	₀ ' rator #3 Intern highest priori abled ^{0'} rator #2 Inter	rupt Priority bits						
bit 6-4	000 = Interr Unimpleme PWM3IP<2: 111 = Interr 001 = Interr 000 = Interr Unimpleme PWM2IP<2: 111 = Interr	upt source is dis ented: Read as (:0>: PWM Gener upt is priority 7 (upt is priority 1 upt source is dis ented: Read as (:0>: PWM Gener	₀ ' rator #3 Intern highest priori abled ^{0'} rator #2 Inter	rupt Priority bits						

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
0-0	10/00-1		10/00-0		0-0	0-0	0-0
		CNIP<2:0>			_	_	
bit 15							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	_	—
bit 7							
Legend: R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-		W = Writable '1' = Bit is set		U = Unimplen '0' = Bit is cle		d as '0' x = Bit is unkr	nown
R = Readab	at POR			-			nown
R = Readab -n = Value a	ut POR Unimpleme	'1' = Bit is set	0'	ʻ0' = Bit is cle			nown
R = Readab -n = Value a bit 15	Unimpleme CNIP<2:0>:	'1' = Bit is set	0' ation Interrup	'0' = Bit is cle t Priority bits			nown
R = Readab -n = Value a bit 15	Unimpleme CNIP<2:0>:	'1' = Bit is set nted: Read as ' Change Notifica	0' ation Interrup	'0' = Bit is cle t Priority bits			nown
R = Readab -n = Value a bit 15	Unimpleme CNIP<2:0>:	'1' = Bit is set nted: Read as ' Change Notifica	0' ation Interrup	'0' = Bit is cle t Priority bits			nown
R = Readab -n = Value a bit 15	Unimpleme CNIP<2:0>:	'1' = Bit is set nted: Read as ' Change Notifica	0' ation Interrup	'0' = Bit is cle t Priority bits			nown
R = Readab -n = Value a bit 15	Unimpleme CNIP<2:0>: 111 = Interro • • • • 001 = Interro	'1' = Bit is set nted: Read as ' Change Notifica	0' ation Interrup highest priori	'0' = Bit is cle t Priority bits			nown

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		AC3IP<2:0>				AC2IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		AC1IP<2:0>		—	—	—	—
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	nd as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as 'o	כ'				
bit 14-12	AC3IP<2:0>	Analog Compa	arator 3 Inter	rupt Priority bits	i		
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
	•						
		upt is priority 1 upt source is dis	ahlad				
bit 11		ented: Read as '					
bit 10-8	-	Analog Compa		runt Priority hits			
		upt is priority 7 (I					
	•	«prio priority i (i	inglicet priori	·)			
	•						
	•						
		upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 7	Unimpleme	ented: Read as 'o	o'				
bit 6-4	AC1IP<2:0>	Analog Compa	arator 1 Inter	rupt Priority bits	i		
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
	•						
	0.01 1-1						
		upt is priority 1 upt source is dis	abled				

查询"DSPIC30F2020AT-30E"供应商 REGISTER 5-17: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

REGISTER 5	-17: IPC8:	INTERRUPT	PRIORITY	JONTROL RI	EGISTER 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		—	_	—	—	_	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—		AC4IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	

R = Readable bit	w = willable bit	0 = 0 miniplemented bit, read	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0

- **AC4IP<2:0>:** Analog Comparator 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)
- •

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		ADCP2IP<2:0>		_		ADCP1IP<2:0>	
bit 15					•		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		ADCP0IP<2:0>			—	—	—
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplem	ented: Read as 'o	כ'				
bit 14 - 12	ADCP2IP<	2:0>: ADC Pair 2	Conversion	Done Interrupt	Priority bits		
	111 = Inter	rrupt is priority 7 (I	highest priori	ity interrupt)			
	•						
	•						
	•						
		rrupt is priority 1 rrupt source is dis	abled				
bit 11	Unimplem	ented: Read as 'o	o'				
bit 10 - 8	ADCP1IP<	:2:0>: ADC Pair 1	Conversion	Done Interrupt	Priority bits		
	111 = Inter	rrupt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
	•						
		rrupt is priority 1					
		rrupt source is dis					
bit 7	-	ented: Read as 'o					
bit 6 - 4		2:0>: ADC Pair 0		-	Priority bits		
	111 = Inter	rrupt is priority 7 (I	highest priori	ity interrupt)			
	•						
	•						
	• 001 - Intor	rrupt is priority 1					
		THE ALS FROM AND A					
		rupt source is dis	abled				

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	_	_		_		ADCP5IP<2:0>	
bit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		ADCP4IP<2:0>	•	_		ADCP3IP<2:0>	
bit 7							bi
Legend:							
R = Readab	le hit	W = Writable	hit	II – Unimpler	mented bit, rea	ad as 'N'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	
					aleu		
bit 15 -10	Unimpleme	nted: Read as '	0'				
bit 10 - 8	-	:0>: ADC Pair 5		Done Interrupt	Priority bits		
		upt is priority 7 (· · · · · · · · · · · · · · · · · · ·		
	•		•				
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 7		nted: Read as '					
bit 10 - 8	-	:0>: ADC Pair 4		Done Interrunt	Priority hits		
		upt is priority 7 (i nonty bits		
	•		ingrioot priori	ly interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
	000 = Interru	upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	0'				
bit 2 - 0	ADCP3IP<2	:0>: ADC Pair 3	Conversion	Done Interrupt	Priority bits		
	111 = Interru	upt is priority 7 (highest priorit	ty interrupt)			
	•						
	•						
	•						
	•						
		upt is priority 1 upt source is dis					

查询"[DSPH	13	DE2	202	0,A	Т-	30	F "/	#J	र्म् ज	Б	0	0	0	0	-	0	0	-	-	
	Reset State	0000 0000 0000		0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	<mark>😽 (</mark> 00 0000 0000 0000	0000 0000 0000 0000	<u>000 0000 0000 0000</u>	010 0010 0010 0010	100 010 0010 0010 0010	0100 0100 0100 0100	0000 0100 0100 0100	0100 0100 0100 0100	0000 0100 0100 0100	0100 0000 0000 0000	0100 0100 0100 0000	0000 0000 0000 0100	0100 0100 0100 0000	0000 0100 0100 0100	
	Bit 0	Ι	INTOEP	INTOIF	INT11F	AC4IF	INTOIE	INT1IE	AC4IE		I					Ι	I		Ι		
	Bit 1	OSCFAIL	INT1EP	IC1IF	INT2IF		IC1IE	INT2IE	Ι	NT0IP<2:0>	I	SPI1IP<2:0>	NVMIP<2:0>	NT1IP<2:0>	PWM2IP<2:0>			AC4IP<2:0>		ADCP3IP<2:0>	
	Bit 2	STKERR	INT2EP	OC1IF	PSEMIF	I	OC1IE	PSEMIE	Ι	2	I	S	Z	4	P		Ι	A	Ι	AD	
	Bit 3	ADDRERR	-	T1IF	PWM1IF	-	T1IE	PWM1IE	Ι	-	-				Ι	-	-	-	Ι	Ι	
	Bit 4	MATHERR	I	I	PWM2IF	I	-	PWM2IE	—			•			>	-		—	>	>	<u>s</u> .
	Bit 5	1	I	0C2IF	PWM3IF	ADCP0IF	OC2IE	PWM3IE	ADCPOIE	IC1IP<2:0>	OC2IP<2:0>	U1RXIP<2:0>	SI2CIP<2:0>	INT2IP<2:0>	PWM3IP<2:0>		AC11P<2:0>	Ι	ADCP0IP<2:0>	ADCP4IP<2:0>	er bit field
	Bit 6	DIVOERR	-	T2IF	PWM4IF	ADCP41F	T2IE	PWM4IE	ADCP1IE			1			н			—	A	A	of registe
	Bit 7	SFTACERR		T3IF	Ι	ADCP2IF	T3IE	-	ADCP2IE	I	Ι	-	-	-	—	-	—	—	—	—	Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.
	Bit 8	COVTE	I	SPI11F	I	ADCP3IF	SPI1IE	1	ADCP3IE					_	_	1		1	Δ	^) for dese
ER MAP	Bit 9	OVBTE		U1RXIF	I	ADCP4IF	U1RXIE		ADCP4IE	OC1IP<2:0>	T2IP<2:0>	U1TXIP<2:0>	MI2CIP<2:0>	PSEMIP<2:0>	PWM4IP<2:0>		AC2IP<2:0>	Ι	ADCP1IP<2:0>	ADCP5IP<2:0>	0S70046
	Bit 10	OVATE	-	U1TXIF	-	ADCP5IF	U1TXIE		ADCP5IE					H	н				A	A	anual" (D
ER REG	Bit 11	COVBERR		ADIF	CNIF		ADIE	CNIE	—		I		-	-	—		—	—	—	—	rence Ma
INTERRUPT CONTROLLER REGIS	Bit 12	COVAERR	I	NVMIF	I	I	NVMIE	Ι	I				Ι	^	Ι		_	Ι	<	I	nily Refe
T CON	Bit 13	OVBERR		SI2CIF	AC1IF		SI2CIE	AC1IE	Ι	T1IP<2:0>	T31P<2:0>	ADIP<2:0>		PWM11P<2:0>	Ι	CNIP<2:0>	AC3IP<2:0>		ADCP2IP<2:0>	Ι	C30F Fai
ERUF	Bit 14	OVAERR	DISI	MI2CIF	AC2IF		MI2CIE	AC2IE	Ι						Ι				1		ie " <i>dsPl</i> (
IN	Bit 15	NSTDIS	ΑΓΤΙΥΤ	Ι	AC3IF	Ι	-	AC3IE	Ι	Ι	Ι	-	Ι	Ι	Ι	-	Ι	Ι	Ι	Ι	er to th
5-2:	ADR	0080	0082	0084	0086	0088	0094	9600	0098	00A4	00A6	00A8	00AA	00AC	00AE	00B0	00B2	00B4	00B6	00B8	Ref
TABLE 5-2:	SFR Name	INTCON1	INTCON2	IFS0	IFS1	IFS2	IEC0	IEC1	IEC2	IPC0	IPC1	IPC2	IPC3	IPC4	IPC5	IPC6	IPC7	IPC8	IPC9	IPC10	Note:

DS70178A-page 76

查询"DSPIC30F2020AT-30E"供应商 6.0 I/O PORTS

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared between the peripherals and the parallel I/O ports.

All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

6.1 Parallel I/O (PIO) Ports

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with the operation of the port pin. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch (LATx). Reads from the port (PORTx), read the port pins, and writes to the port pins, write the latch (LATx).

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.

A Parallel I/O (PIO) port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pad cell. Figure 6-1 shows how ports are shared with other peripherals, and the associated I/O cell (pad) to which they are connected. Table 6-1 and Table 6-2 show the register formats for the shared ports, PORTA through PORTF, for the dsPIC30F1010/2020 and the dsPIC30F2023 device, respectively.




FIGURE 6-1: BLOCK DIAGRAM OF A SHARED PORT STRUCTURE

查询"DSPIC30F2020AT-30E"供应商 6.2 Configuring Analog Port Pins

The use of the ADPCFG and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channel will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins), may cause the input buffer to consume current that exceeds the device specifications.

6.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP.

EXAMPLE 6-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0; Configure PORTB<15:8>
 ; as inputs
MOV W0, TRISBB; and PORTB<7:0> as outputs
NOP ; Delay 1 cycle
BTSS PORTB, #13; Next Instruction

6.3 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC30F1010/202X devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. There are 8 external signals (CN0 through CN7) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are two control registers associated with the CN module. The CNEN1 register contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 register, which contain the weak pull-up enable (CNx-PUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

查询"D	查询"DSPIC30F2020AT-30E"供应商															
	Reset State	0000 0010 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	1111 1100 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0101	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 1111 1111	0000 0000 0000 0000	0000 0000 0000 0000	0000 0001 1100 0000	0000 0000 0000 0000	0000 0000 0000 0000
	Bit 0	I		I	TRISBO	RB0	LATBO	TRISDO	RD0	LATD0	TRISE0	REO	LATE0			Ι
	Bit 1	I	I	I	TRISB1	RB1	LATB1	Ι	Ι	Ι	TRISE1	RE1	LATE1	I	I	I
	Bit 2	I		I	TRISB2	RB2	LATB2				TRISE2	RE2	LATE2			Ι
	Bit 3	I		Ι	TRISB3	RB3	LATB3			Ι	TRISE3	RE3	LATE3			Ι
	Bit 4	I	Ι	Ι	TRISB4	RB4	LATB4	I	I		TRISE4	RE4	LATE4	I	I	Ι
	Bit 5	I	Ι	Ι	TRISB5	RB5	LATB5	I	I	Ι	TRISE5	RE5	LATE5			Ι
	Bit 6	I	Ι	Ι	TRISB6	RB6	LATB6	Ι	Ι	Ι	TRSE6	RE6	LATE6	TRISF6	RF6	LATF6
	Bit 7	Ι	Ι	Ι	TRISB7	RB7	LATB7	Ι	Ι	Ι	TRSE7	RE7	LATE7	TRISF7	RF7	LATF7
	Bit 8	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι		Ι	Ι	Ι	TRISF8	RF8	LATF8
TER MAP	Bit 9	TRIS9	RA9	LAT9	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι
ISTEF	Bit 10	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι
REG	Bit 11	Ι	Ι	Ι						Ι	Ι					Ι
ORT	Bit 12	I		I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι		
020 P	Bit 13	Ι		Ι						Ι						Ι
dsPIC30F1010/2020 PORT REGIS	Bit 14	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι
dsPIC30	Bit 15	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι
	Addr.	02C0	02C2	02C4	02C6	02C8	02CA	02D2	02D4	02D6	02D8	02DA	02DC	02DE	02E0	02E2
TABLE 6-1:	SFR Name	TRISA	PORTA	LATA	TRISB	PORTB	LATB	TRISD	PORTD	LATD	TRISE	PORTE	LATE	TRISF	PORTF	LATF

Note: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

dsPIC30F1010/202X

© 2006 Microchip Technology Inc.

查	询" tate	DS 1000 0000	PI 0000 0000	0000 0000	0F2	0000 0000	0000 0000	0000 0010	30	E "			0000 0000	1100 1100	0000 0000	0000 0000	0000 1100	0000 0000	0000 0000		
	Reset State	0000 1111 00	0 0000 0000	0 0000 0000	0000 1111	0 0000 0000	0 0000 0000	0000 0000	0 0000 0000	0 0000 0000	0000 0000	0 0000 0000	0 0000 0000	1100 0001	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000		
	Bit 0	TRISA0	RA0	LATA0	TRISBO	RBO	LATB0	I			TRISE0	REO	LATEO	Ι	I		Ι	I			
	Bit 1	Ι	I	I	TRISB1	RB1	LATB1	TRISD1	RD1	LATD1	TRISE1	RE1	LATE1	I	I	I	I	I	I		
	Bit 2				TRISB2	RB2	LATB2				TRISE2	RE2	LATE2	TRISF2	RF2	LATF2	TRISG2	RG2	LATG2		
	Bit 3		I	—	TRISB3	RB3	LATB3	—	-		TRISE3	RE3	LATE3	TRISF3	RF3	LATF3	TRISG3	E93	LATG3		
	Bit 4	I	I	I	TRISB4	RB4	LATB4	I	Ι	I	TRISE4	RE4	LATE4	I	I	I	I	I	I	ds.	
	Bit 5				TRISB5	RB5	LATB5				TRISE5	RE5	LATE5							DS70046) for descriptions of register bit fields.	
	Bit 6	I	1		TRIS6	RB6	LATB6				TRSE6	RE6	LATE6	TRISF6	RF6	LATF6				f registe	
	Bit 7	Ι			TRISB7	RB7	LATB7				TRSE7	RE7	LATE7	TRISF7	RF7	LATF7				ptions o	
	Bit 8	TRISA8	RA8	LATA8	TRISB8	RB8	LATB8	I	I	I	I	I	Ι	TRISF8	RF8	LATF8	I	I	I	or descri	
	Bit 9	TRIS9	RA9	LATA9	SB10 TRISB9	RB9	LATB9	-	-				-	-	-	-	-	-	-	0046) fc	
MAP	Bit 10	TRISA10	RA10	LATA10	TRISB10	RB10	LATB10	-	-	I	I	I	-	-	-	-	-	-	-	\sim	
ISTER	Bit 11	TRISA11	RA11	LATA11	TRISB11 TRI	RB11	LATB11													e Manue	
REG	Bit 12	I	I	I	I		I	I		I	I		I	I		I	I		I	erence	
POR1	Bit 13	I	1																	nily Ref	
0F2023	Bit 14	I	I	Ι	I	I	I	I	I	I		I	I	TRISF14	RF14	LATF14	I	I	I	30F Fan	
dsPIC30F2023 PORT REGISTER M	Bit 15	1		1						1	1			TRISF15	RF15	LATF15				e " <i>dsPIC</i>	
	Addr.	02C0	02C2	02C4	02C6	02C8	02CA	02D2	02D4	02D6	02D8	02DA	02DC	02DE T	02E0	02E2 I	02E4	02E6	02E8	er to th	
TABLE 6-2:	SFR Name	TRISA (PORTA (LATA (TRISB (PORTB (LATB (TRISD (PORTD (LATD (TRISE (PORTE (LATE 0	TRISF (PORTF (LATF (TRISG (PORTG (LATG (Note: Refer to the "dsPIC30F Family Reference Manual"	

Reset State	0000 1111 0000 0001	0000 0000 0000 0000
Bit 0	CNOIE	CN0PUE
Bit 1	CN1IE	CN1PUE
Bit 2	CN4IE CN3IE CN2IE CN1IE	CN7PUE CN6PUE CN5PUE CN4PUE CN3PUE CN2PUE CN1PUE
Bit 3	CN3IE	CN3PUE
Bit 4	CN4IE	CN4PUE
Bit 5		CN5PUE
Bit 6	CN7IE CN6IE CN5IE	CN6PUE
Bit 7 Bit 6	CN7IE	CN7PUE
Bit 8	Ι	Ι
Bit 9 Bit 8	I	Ι
Bit 10	I	Ι
Bit 11	-	Ι
Bit 12	I	Ι
Bit 13	Ι	Ι
Bit 14	Ι	Ι
Bit 15		
Addr.	0900	0064
SFR Name	CNEN1	CNPU1

Note: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

查询"DSPIC30F2020AT-30E"供应商 7.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046). For more information on the device instruction set and programming, refer to the "*dsPIC30F/ 33F Programmer's Reference Manual*" (DS70157).

The dsPIC30F family of devices contains internal program Flash memory for executing user code. There are two methods by which the user can program this memory:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- 2. Run Time Self-Programming (RTSP)

7.1 In-Circuit Serial Programming (ICSP)

dsPIC30F devices can be serially programmed while in the end application circuit. This is simply done with two lines for Programming Clock and Programming Data (which are named PGC and PGD respectively), and three other lines for Power (VDD), Ground (VsS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

7.2 Run Time Self-Programming (RTSP)

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions.

With RTSP, the user may erase program memory 32 instructions (96 bytes) at a time and can write program memory data 32 instructions (96 bytes) at a time.


7.3 Table Instruction Operation Summary

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in Word or Byte mode.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can access program memory in Word or Byte mode.

A 24-bit program memory address is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 7-1.

FIGURE 7-1: ADDRESSING FOR TABLE AND NVM REGISTERS



查询"DSPIC30F2020AT-30E"供应商 7.4 RTSP Operation

The dsPIC30F Flash program memory is organized into rows and panels. Each row consists of 32 instructions, or 96 bytes. Each panel consists of 128 rows, or 4K x 24 instructions. RTSP allows the user to erase one row (32 instructions) at a time and to program 32 instructions at one time. RTSP may be used to program multiple program memory panels, but the table pointer must be changed at each panel boundary.

Each panel of program memory contains write latches that hold 32 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the panel write latches. The data to be programmed into the panel is loaded in sequential order into the write latches; instruction '0', instruction '1', etc. The instruction words loaded must always be from a group of 32 boundary.

The basic sequence for RTSP programming is to set up a table pointer, then do a series of TBLWT instructions to load the write latches. Programming is performed by setting the special bits in the NVMCON register. 32 TBLWTL and four TBLWTH instructions are required to load the 32 instructions. If multiple panel programming is required, the table pointer needs to be changed and the next set of multiple write latches written.

All of the table write operations are single-word writes (2 instruction cycles), because only the table latches are written. A programming cycle is required for programming each row.

The Flash Program Memory is readable, writable and erasable during normal operation over the entire VDD range.

7.5 Control Registers

The four SFRs used to read and write the program Flash memory are:

- NVMCON
- NVMADR
- NVMADRU
- NVMKEY

7.5.1 NVMCON REGISTER

The NVMCON register controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

7.5.2 NVMADR REGISTER

The NVMADR register is used to hold the lower two bytes of the effective address. The NVMADR register captures the EA<15:0> of the last table instruction that has been executed and selects the row to write.

7.5.3 NVMADRU REGISTER

The NVMADRU register is used to hold the upper byte of the effective address. The NVMADRU register captures the EA<23:16> of the last table instruction that has been executed.

7.5.4 NVMKEY REGISTER

NVMKEY is a write-only register that is used for write protection. To start a programming or an erase sequence, the user must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 7.6 "Programming Operations"** for further details.

Note: The user can also directly write to the NVMADR and NVMADRU registers to specify a program memory address for erasing or programming.

查询"DSPIC30F2020AT-30E"供应商 7.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. A programming operation is nominally 2 msec in duration and the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

7.6.1 PROGRAMMING ALGORITHM FOR PROGRAM FLASH

The user can erase and program one row of program Flash memory at a time. The general process is:

- 1. Read one row of program Flash (32 instruction words) and store into data RAM as a data "image".
- 2. Update the data image with the desired new data.
- 3. Erase program Flash row.
 - a) Setup NVMCON register for multi-word, program Flash, erase and set WREN bit.
 - b) Write address of row to be erased into NVMADRU/NVMDR.
 - c) Write '55' to NVMKEY.
 - d) Write 'AA' to NVMKEY.

EXAMPLE 7-1:

- e) Set the WR bit. This will begin erase cycle.
- f) CPU will stall for the duration of the erase cycle.
- g) The WR bit is cleared when erase cycle

ends.

- 4. Write 32 instruction words of data from data RAM "image" into the program Flash write latches.
- 5. Program 32 instruction words into program Flash.
 - a) Setup NVMCON register for multi-word, program Flash, program and set WREN bit.
 - b) Write '55' to NVMKEY.
 - c) Write 'AA' to NVMKEY.
 - d) Set the WR bit. This will begin program cycle.
 - e) CPU will stall for duration of the program cycle.
 - f) The WR bit is cleared by the hardware when program cycle ends.
- 6. Repeat steps 1 through 5 as needed to program desired amount of program Flash memory.

7.6.2 ERASING A ROW OF PROGRAM MEMORY

Example 7-1 shows a code sequence that can be used to erase a row (32 instructions) of program memory.

;	Setu	D NVMCON	for erase operation, multi wo	rd	write
;	prog	ram memo:	ry selected, and writes enable	d	
		MOV	#0x4041,W0	;	
		MOV	W0,NVMCON	;	Init NVMCON SFR
;	Init	pointer	to row to be ERASED		
		MOV	<pre>#tblpage(PROG_ADDR),W0</pre>	;	
		MOV	W0 NVMADRU	;	Initialize PM Page Boundary SFR
		MOV	<pre>#tbloffset(PROG_ADDR),W0</pre>	;	Intialize in-page EA<15:0> pointer
		MOV	W0, NVMADR	;	Intialize NVMADR SFR
		DISI	#5	;	Block all interrupts with priority <7
				;	for next 5 instructions
		MOV	#0x55,W0		
		MOV	WONVMKEY	;	Write the 0x55 key
		MOV	#0xAA,W1	;	
		MOV	W1,NVMKEY	;	Write the OxAA key
		BSET	NVMCON, #WR	;	Start the erase sequence
		NOP		;	Insert two NOPs after the erase
		NOP		;	command is asserted

ERASING A ROW OF PROGRAM MEMORY

查询"DSPIC30F2020AT-30E"供应商 7.6.3 LOADING WRITE LATCHES

Example 7-2 shows a sequence of instructions that can be used to load the 96 bytes of write latches. 32 TBLWTL and 32 TBLWTH instructions are needed to load the write latches selected by the table pointer.

EXAMPLE 7-2: LOADING WRITE LATCHES

; Set up a pointer to the first program memor	-
; program memory selected, and writes enabled	
MOV #0x0000,W0	i
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #0x6000,W0	; An example program memory address
; Perform the TBLWT instructions to write the	latches
; 0th_program_word	
MOV #LOW_WORD_0,W2	;
MOV #HIGH_BYTE_0,W3	i
TBLWTL W2 _. [W0]	; Write PM low word into program latch
TBLWTH W3 [W0++]	; Write PM high byte into program latch
; 1st_program_word	
MOV #LOW_WORD_1,W2	i
MOV #HIGH_BYTE_1,W3	i
TBLWTL W2 [W0]	; Write PM low word into program latch
TBLWTH W3 [W0++]	; Write PM high byte into program latch
; 2nd_program_word	
MOV #LOW_WORD_2,W2	i
MOV #HIGH_BYTE_2,W3	i
TBLWTL W2 [W0]	; Write PM low word into program latch
TBLWTH W3 [W0++]	; Write PM high byte into program latch
•	
•	
•	
; 31st program word	
MOV #LOW WORD 31,W2	;
MOV #HIGH BYTE 31,W3	i
TBLWTL W2 [W0]	; Write PM low word into program latch
TBLWTH W3 [W0++]	; Write PM high byte into program latch
1	

Note: In Example 7-2, the contents of the upper byte of W3 have no effect.

7.6.4 INITIATING THE PROGRAMMING SEQUENCE

For protection, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS.

EXAMPLE 7-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5		Block all interrupts with priority <7 for next 5 instructions
MOV	#0x55,W0		
MOV	WONVMKEY	;	Write the 0x55 key
MOV	#0xAA,W1	;	
MOV	W1 NVMKEY	;	Write the OxAA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	Insert two NOPs after the erase
NOP		;	command is asserted

TABLE 7-1: NVM REGISTER MAP	1: N	VM REG	ISTER	MAP														
File Name	Addr.	Bit 15	Bit 14	Bit 14 Bit 13 Bit 12	Bit 12	Bit 11 Bit 10		Bit 9	Bit 8	Bit 9 Bit 8 Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII RESETS
NVMCON	0260	WR	WREN WRERR	WRERR	I	1	I	I	TWRI	I			PR	PROGOP<6:0>	3:0>			0000 0000 0000 0000
NVMADR	0762								NVMADI	NVMADR<15:0>								nnnn nnnn nnnn nnnn
NVMADRU	0764	Ι	Ι	Ι			Ι	Ι	Ι				NVMAD	NVMADR<23:16>				0000 0000 חחחח חחחח
NVMKEY	0766	Ι	Ι	Ι			Ι	Ι	Ι				KΕΥ	KEY<7:0>				0000 0000 0000 0000
Legend: Note:	u = uninitialized bit Refer to the " <i>dsPl</i> (lized bit 1e " <i>dsPIC3C</i>	IF Family R	t = uninitialized bit Refer to the " <i>dsPIC30F Family Reference Manual</i> " (DS70046) for descriptions of register bit fields.	nual" (D	S70046)	for desi	criptions	s of regis	ster bit fie	lds.							

查询"DSPIC30F2020AT-30E"供应商 NOTES:

查询"DSPIC30F2020AT-30E"供应商 8.0 TIMER1 MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

This section describes the 16-bit General Purpose (GP) Timer1 module and associated operational modes. Figure 8-1 depicts the simplified block diagram of the 16-bit Timer1 Module.

Note: Timer1 is a 'Type A' timer. Please refer to the specifications for a Type A timer in Section 21.0 "Electrical Characteristics" of this document.

The following sections provide a detailed description of the operational modes of the timers, including setup and control registers along with associated block diagrams.

The Timer1 module is a 16-bit timer which can serve as the time counter for the real-time clock, or operate as a free running interval timer/counter. The 16-bit timer has the following modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter

Further, the following operational characteristics are supported:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit period register match or falling edge of external gate signal

These operating modes are determined by setting the appropriate bit(s) in the 16-bit SFR, T1CON. Figure 8-1 presents a block diagram of the 16-bit timer module.

16-bit Timer Mode: In the 16-bit Timer mode, the timer increments on every instruction cycle up to a match value, preloaded into the period register PR1, then resets to 0 and continues to count.

When the CPU goes into the Idle mode, the timer will stop incrementing, unless the TSIDL (T1CON<13>) bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.

16-bit Synchronous Counter Mode: In the 16-bit Synchronous Counter mode, the timer increments on the rising edge of the applied external clock signal, which is synchronized with the internal phase clocks. The timer counts up to a match value preloaded in PR1, then resets to 0 and continues.


When the CPU goes into the Idle mode, the timer will stop incrementing, unless the respective TSIDL bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.

16-bit Asynchronous Counter Mode: In the 16-bit Asynchronous Counter mode, the timer increments on every rising edge of the applied external clock signal. The timer counts up to a match value preloaded in PR1, then resets to '0' and continues.

When the timer is configured for the Asynchronous mode of operation and the CPU goes into the Idle mode, the timer will stop incrementing if TSIDL = 1.

查询"DSPIC30F2020AT-30E"供应商

FIGURE 8-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM (TYPE A TIMER)



8.1 Timer Gate Operation

The 16-bit timer can be placed in the Gated Time Accumulation mode. This mode allows the internal TCY to increment the respective timer when the gate input signal (T1CK pin) is asserted high. Control bit TGATE (T1CON<6>) must be set to enable this mode. The timer must be enabled (TON = 1) and the timer clock source set to internal (TCS = 0).

When the CPU goes into the Idle mode, the timer will stop incrementing, unless TSIDL = 0. If TSIDL = 1, the timer will resume the incrementing sequence upon termination of the CPU Idle mode.

8.2 Timer Prescaler

The input clock (Fosc/2 or external clock) to the 16-bit Timer, has a prescale option of 1:1, 1:8, 1:64, and 1:256 selected by control bits TCKPS<1:0> (T1CON<5:4>). The prescaler counter is cleared when any of the following occurs:

- a write to the TMR1 register
- clearing of the TON bit (T1CON<15>)
- device Reset such as POR

However, if the timer is disabled (TON = 0), then the timer prescaler cannot be reset since the prescaler clock is halted.

TMR1 is not cleared when T1CON is written. It is cleared by writing to the TMR1 register.

8.3 Timer Operation During Sleep Mode

During CPU Sleep mode, the timer will operate if:

- The timer module is enabled (TON = 1) and
- The timer clock source is selected as external (TCS = 1) and
- The TSYNC bit (T1CON<2>) is asserted to a logic '0', which defines the external clock source as asynchronous

When all three conditions are true, the timer will continue to count up to the period register and be reset to 0x0000.

When a match between the timer and the period register occurs, an interrupt can be generated, if the respective timer interrupt enable bit is asserted.

查询"DSPIC30F2020AT-30E"供应商 8.4 Timer Interrupt

The 16-bit timer has the ability to generate an interrupt on period match. When the timer count matches the period register, the T1IF bit is asserted and an interrupt will be generated, if enabled. The T1IF bit must be cleared in software. The timer interrupt flag T1IF is located in the IFS0 control register in the Interrupt Controller.

When the Gated Time Accumulation mode is enabled, an interrupt will also be generated on the falling edge of the gate signal (at the end of the accumulation cycle).

Enabling an interrupt is accomplished via the respective timer interrupt enable bit, T1IE. The timer interrupt enable bit is located in the IEC0 control register in the Interrupt Controller.

МАР
2
ISTE
2EG
TIMER1 R
BLE 8-1:
μ

SFR Name Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 10 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	Bit 1	Bit 0	Reset State	可
TMR1	0100				1				Tim	Timer 1 Register	ter		1					nnnn nnnn nnnn nnnn	D
PR1	0102								Peri	Period Register 1	sr 1							1111 1111 1111 1111	52
T1CON 0104 TON	0104	TON		- TSIDL	Ι	Ι	I	Ι	Ι	Ι	TGATE	TCKPS1	TCKPS0		- TGATE TCKPS1 TCKPS0 - TSYNC TCS	TCS	I	0000 0000 0000 0000	
Legend:	u = unin	u = uninitialized bit																	30
Note:	Refer tu	o the " <i>dsF</i>	IC30F Fa	mily Refe	rence Mai	nual" (DS7	0046) foi	r descript	ions of re	Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.	elds.								F2

查询"DSPIC30F2020AT-30E"供应商 9.0 TIMER2/3 MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

This section describes the 32-bit General Purpose (GP) Timer module (Timer2/3) and associated operational modes. Figure 9-1 depicts the simplified block diagram of the 32-bit Timer2/3 module. Figure 9-2 and Figure 9-3 show Timer2/3 configured as two independent 16-bit timers: Timer2 and Timer3, respectively.

Note: The dsPIC30F1010 device does not feature Timer3. Timer2 is a 'Type B' timer and Timer3 is a 'Type C' timer. Please refer to the appropriate timer type in Section 21.0 "Electrical Characteristics" of this document.

The Timer2/3 module is a 32-bit timer, which can be configured as two 16-bit timers, with selectable operating modes. These timers are utilized by other peripheral modules such as:

- Input Capture
- Output Compare/Simple PWM

The following sections provide a detailed description, including setup and control registers, along with associated block diagrams for the operational modes of the timers.

The 32-bit timer has the following modes:

- Two independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer operation
- Single 32-bit Synchronous Counter

Further, the following operational characteristics are supported:

- ADC Event Trigger
- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match

These operating modes are determined by setting the appropriate bit(s) in the 16-bit T2CON and T3CON SFRs.

For 32-bit timer/counter operation, Timer2 is the least significant word and Timer3 is the most significant word of the 32-bit timer.

Note: For 32-bit timer operation, T3CON control bits are ignored. Only T2CON control bits are used for setup and control. Timer 2 clock and gate inputs are utilized for the 32-bit timer module, but an interrupt is generated with the Timer3 interrupt flag (T3IF) and the interrupt is enabled with the Timer3 interrupt enable bit (T3IE).

16-bit Mode: In the 16-bit mode, Timer2 and Timer3 can be configured as two independent 16-bit timers. Each timer can be set up in either 16-bit Timer mode or 16-bit Synchronous Counter mode. See **Section 8.0 "Timer1 Module"** for details on these two operating modes.

The only functional difference between Timer2 and Timer3 is that Timer2 provides synchronization of the clock prescaler output. This is useful for high-frequency external clock inputs.

32-bit Timer Mode: In the 32-bit Timer mode, the timer increments on every instruction cycle up to a match value, preloaded into the combined 32-bit period register PR3/PR2, then resets to '0' and continues to count.


For synchronous 32-bit reads of the Timer2/Timer3 pair, reading the least significant word (TMR2 register) will cause the most significant word to be read and latched into a 16-bit holding register, termed TMR3HLD.

For synchronous 32-bit writes, the holding register (TMR3HLD) must first be written to. When followed by a write to the TMR2 register, the contents of TMR3HLD will be transferred and latched into the MSB of the 32-bit timer (TMR3).


32-bit Synchronous Counter Mode: In the 32-bit Synchronous Counter mode, the timer increments on the rising edge of the applied external clock signal, which is synchronized with the internal phase clocks. The timer counts up to a match value preloaded in the combined 32-bit period register, PR3/PR2, then resets to '0' and continues.

When the timer is configured for the Synchronous Counter mode of operation and the CPU goes into the Idle mode, the timer will stop incrementing, unless the TSIDL (T2CON<13>) bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.


查询"DSPIC30F2020AT-30E"供应商 TIGURE 9-1: 32-BIT TIMER2/3 BLOCK DIAGRAM











查询"DSPIC30F2020AT-30E"供应商 9.1 Timer Gate Operation

The 32-bit timer can be placed in the Gated Time Accumulation mode. This mode allows the internal TCY to increment the respective timer when the gate input signal (T2CK pin) is asserted high. Control bit TGATE (T2CON<6>) must be set to enable this mode. When in this mode, Timer2 is the originating clock source. The TGATE setting is ignored for Timer3. The timer must be enabled (TON = 1) and the timer clock source set to internal (TCS = 0).

The falling edge of the external signal terminates the count operation, but does not reset the timer. The user must reset the timer in order to start counting from zero.

9.2 ADC Event Trigger

When a match occurs between the 32-bit timer (TMR3/ TMR2) and the 32-bit combined period register (PR3/ PR2), a special ADC trigger event signal is generated by Timer3.

9.3 Timer Prescaler

The input clock (FOSC/2 or external clock) to the timer has a prescale option of 1:1, 1:8, 1:64, and 1:256 selected by control bits TCKPS<1:0> (T2CON<5:4> and T3CON<5:4>). For the 32-bit timer operation, the originating clock source is Timer2. The prescaler operation for Timer3 is not applicable in this mode. The prescaler counter is cleared when any of the following occurs:

- a write to the TMR2/TMR3 register
- clearing either of the TON (T2CON<15> or T3CON<15>) bits to '0'
- device Reset such as POR

However, if the timer is disabled (TON = 0), then the Timer 2 prescaler cannot be reset, since the prescaler clock is halted.

TMR2/TMR3 is not cleared when T2CON/T3CON is written.

9.4 Timer Operation During Sleep Mode

During CPU Sleep mode, the timer will not operate, because the internal clocks are disabled.

9.5 Timer Interrupt

The 32-bit timer module can generate an interrupt on period match, or on the falling edge of the external gate signal. When the 32-bit timer count matches the respective 32-bit period register, or the falling edge of the external "gate" signal is detected, the T3IF bit (IFS0<7>) is asserted and an interrupt will be generated if enabled. In this mode, the T3IF interrupt flag is used as the source of the interrupt. The T3IF bit must be cleared in software.

Enabling an interrupt is accomplished via the respective timer interrupt enable bit, T3IE (IEC0<7>).

查询"[DSF	PIC	230)F2	202	20,	A٦	-3	BOE	["供应商
	Reset State	nnnn nnnn nnnn nnnn	nnnn nnnn nnnn nnnn	nnnn nnnn nnnn nnnn	1111 1111 1111 1111	1111 1111 1111 1111	0000 0000 0000 0000	0000 0000 0000 0000		
	Bit 0						Ι	Ι		
	Bit 1						TCS	TCS		
	Bit 2						Ι	Ι		
	Bit 3						T32	Ι		
	Bit 4		(TCKPS0	TCKPS0		
	Bit 5		rations only				TCKPS1	TCKPS1		
	Bit 6	er	timer oper	er	r 2	r 3	TGATE	TGATE		ields.
	Bit 7	Timer2 Register	imer3 Holding Register (For 32-bit timer operations only)	Timer3 Register	Period Register 2	Period Register 3	Ι	Ι		 for descriptions of register bit fields.
	Bit 8	Ππ	g Register	TIM	Peri	Peri	Ι	Ι		ptions of r
	Bit 9		3 Holdin				Ι	Ι		or descri
	Bit 10		Timer				Ι	Ι		70046) fi
P	Bit 11						Ι	Ι		Refer to the " <i>dsPlC30F Family Reference Manual</i> " (DS7004
ER M4	Bit 12						Ι	I		erence M
TIMER2/3 REGISTER MAP	Bit 13						TSIDL	TSIDL		amily Ref
32/3 R	Bit 14						Ι		oit	PIC30F F
TIMEF	Bit 15						TON	TON	u = uninitialized bit	to the " <i>ds</i> .
 7	Addr.	0106	0108	010A	010C	010E	0110	0112	u = uni	Refer
TABLE 9-1:	SFR Name Addr.	TMR2	TMR3HLD	TMR3	PR2	PR3	T2CON	T3CON	Legend:	Note:

TIMER2/3 REGISTER MAP TABLE 9-1:

查询"DSPIC30F2020AT-30E"供应商 NOTES:

查询"DSPIC30F2020AT-30E"供应商 10.0 INPUT CAPTURE MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

This section describes the Input Capture module and associated operational modes. The features provided by this module are useful in applications requiring Frequency (Period) and Pulse measurement. Figure 10-1 depicts a block diagram of the Input Capture module. Input capture is useful for such modes as:

- Frequency/Period/Pulse Measurements
- · Additional sources of External Interrupts

The key operational features of the Input Capture module are:

- Simple Capture Event mode
- Timer2 and Timer3 mode selection
- Interrupt on input capture event

These operating modes are determined by setting the appropriate bits in the ICxCON register (where x = 1,2,...,N). The dsPIC DSC devices contain up to 8 capture channels, (i.e., the maximum value of N is 8).

Note: The dsPIC30F1010 devices does not feature a Input Capture module. The dsPIC30F202X devices have one capture input – IC1. The naming of this capture channel is intentional and preserves software compatibility with other dsPIC DSC devices.




FIGURE 10-1: INPUT CAPTURE MODE BLOCK DIAGRAM

查询"DSPIC30F2020AT-30E"供应商

10.1 Simple Capture Event Mode

The simple capture events in the dsPIC30F product family are:

- Capture every falling edge
- Capture every rising edge
- Capture every 4th rising edge
- Capture every 16th rising edge
- Capture every rising and falling edge

These simple Input Capture modes are configured by setting the appropriate bits ICM<2:0> (ICxCON<2:0>).

10.1.1 CAPTURE PRESCALER

There are four input capture prescaler settings, specified by bits ICM<2:0> (ICxCON<2:0>). Whenever the capture channel is turned off, the prescaler counter will be cleared. In addition, any Reset will clear the prescaler counter.

10.1.2 CAPTURE BUFFER OPERATION

Each capture channel has an associated FIFO buffer, which is four 16-bit words deep. There are two status flags, which provide status on the FIFO buffer:

- ICBFNE Input Capture Buffer Not Empty
- ICOV Input Capture Overflow

The ICBFNE will be set on the first input capture event and remain set until all capture events have been read from the FIFO. As each word is read from the FIFO, the remaining words are advanced by one position within the buffer.

In the event that the FIFO is full with four capture events and a fifth capture event occurs prior to a read of the FIFO, an Overflow condition will occur and the ICOV bit will be set to a logic '1'. The fifth capture event is lost and is not stored in the FIFO. No additional events will be captured until all four events have been read from the buffer.

If a FIFO read is performed after the last read and no new capture event has been received, the read will yield indeterminate results.

10.1.3 TIMER2 AND TIMER3 SELECTION MODE

The input capture module consists of up to 8 input capture channels. Each channel can select between one of two timers for the time base, Timer2 or Timer3.

Selection of the timer resource is accomplished through SFR bit ICTMR (ICxCON<7>). Timer3 is the default timer resource available for the input capture module.

10.1.4 HALL SENSOR MODE

When the input capture module is set for capture on every edge, rising and falling, ICM<2:0> = 001, the following operations are performed by the input capture logic:

- The input capture interrupt flag is set on every edge, rising and falling.
- The Interrupt on Capture mode setting bits, ICI<1:0>, are ignored, since every capture generates an interrupt.
- A Capture Overflow condition is not generated in this mode.

查询"DSPIC30F2020AT-30E"供应商

10.2 Input Capture Operation During Sleep and Idle Modes

An input capture event will generate a device wake-up or interrupt, if enabled, if the device is in CPU Idle or Sleep mode.

Independent of the timer being enabled, the input capture module will wake-up from the CPU Sleep or Idle mode when a capture event occurs, if ICM<2:0> = 111 and the interrupt enable bit is asserted. The same wake-up can generate an interrupt, if the conditions for processing the interrupt have been satisfied. The wake-up feature is useful as a method of adding extra external pin interrupts.

10.2.1 INPUT CAPTURE IN CPU SLEEP MODE

CPU Sleep mode allows input capture module operation with reduced functionality. In the CPU Sleep mode, the ICI<1:0> bits are not applicable, and the input capture module can only function as an external interrupt source.

The capture module must be configured for interrupt only on the rising edge (ICM<2:0> = 111), in order for the input capture module to be used while the device is in Sleep mode. The prescale settings of 4:1 or 16:1 are not applicable in this mode.

10.2.2 INPUT CAPTURE IN CPU IDLE MODE

CPU Idle mode allows input capture module operation with full functionality. In the CPU Idle mode, the Interrupt mode selected by the ICI<1:0> bits are applicable, as well as the 4:1 and 16:1 capture prescale settings, which are defined by control bits ICM<2:0>. This mode requires the selected timer to be enabled. Moreover, the ICSIDL bit must be asserted to a logic '0'.

If the input capture module is defined as ICM<2:0> = 111 in CPU Idle mode, the input capture pin will serve only as an external interrupt pin.

10.3 Input Capture Interrupts

The input capture channels have the ability to generate an interrupt, based upon the selected number of capture events. The selection number is set by control bits ICI<1:0> (ICxCON<6:5>).

Each channel provides an interrupt flag (ICxIF) bit. The respective capture channel interrupt flag is located in the corresponding IFSx STATUS register.

Enabling an interrupt is accomplished via the respective capture channel interrupt enable (ICxIE) bit. The capture interrupt enable bit is located in the corresponding IEC Control register.

查询"DSPI	C30F2020AT-30E"供应商

•	
ER MAF	
REGISTER	
URE RI	
INPUT CAPTURE F	
INPUT	
TABLE 10-	

SFR Name Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10 Bit 9 Bit 8	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	t1 Bit0	Reset State
IC1BUF	0140							Indul	Input 1 Capture Register	s Register							nnnn nnnn nnnn nnnn
IC1CON 0142	0142			- ICSIDL	Ι	Ι	Ι			ICTMR ICI<1:0> ICOV ICBNE	ICI<1	¢.	ICOV	ICBNE	ICM<2:0>	:2:0>	0000 0000 0000 0000
Legend: Note:	u = unin Refer t	= uninitialized bit Refer to the " <i>dsP</i> .	t יוC30F Far	nily Referc	ance Manu	<i>ial"</i> (DS70	= uninitialized bit Refer to the " <i>dsPIC30F Family Reference Manual</i> " (DS70046) for descriptions of register bit fields.	scriptions o	of register l	bit fields.							

查询"DSPIC30F2020AT-30E"供应商 11.0 OUTPUT COMPARE MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

This section describes the Output Compare module and associated operational modes. The features provided by this module are useful in applications requiring operational modes such as:

- Generation of Variable Width Output Pulses
- Power Factor Correction

Figure 11-1 depicts a block diagram of the Output Compare module.

The key operational features of the Output Compare module include:

- Timer2 and Timer3 Selection mode
- Simple Output Compare Match mode
- Dual Output Compare Match mode
- Simple PWM mode
- · Output Compare during Sleep and Idle modes
- Interrupt on Output Compare/PWM Event

These operating modes are determined by setting the appropriate bits in the 16-bit OCxCON SFR (where x = 1 and 2).

OCxRS and OCxR in the figure represent the Dual Compare registers. In the Dual Compare mode, the OCxR register is used for the first compare and OCxRS is used for the second compare.




FIGURE 11-1: OUTPUT COMPARE MODE BLOCK DIAGRAM

查询"DSPIC30F2020AT-30E"供应商

11.1 Timer2 and Timer3 Selection Mode

Each output compare channel can select between one of two 16-bit timers: Timer2 or Timer3.

The selection of the timers is controlled by the OCTSEL bit (OCxCON<3>). Timer2 is the default timer resource for the Output Compare module.

11.2 Simple Output Compare Match Mode

When control bits OCM<2:0> (OCxCON<2:0>) = 001, 010 or 011, the selected output compare channel is configured for one of three simple Output Compare Match modes:

- Compare forces I/O pin low
- Compare forces I/O pin high
- Compare toggles I/O pin

The OCxR register is used in these modes. The OCxR register is loaded with a value and is compared to the selected incrementing timer count. When a compare occurs, one of these Compare Match modes occurs. If the counter resets to zero before reaching the value in OCxR, the state of the OCx pin remains unchanged.

11.3 Dual Output Compare Match Mode

When control bits OCM<2:0> (OCxCON<2:0>) = 100 or 101, the selected output compare channel is configured for one of two Dual Output Compare modes, which are:

- Single Output Pulse mode
- Continuous Output Pulse mode

11.3.1 SINGLE PULSE MODE

For the user to configure the module for the generation of a single output pulse, the following steps are required (assuming the timer is off):

- Determine instruction cycle time Tcy.
- Calculate desired pulse width value based on TCY.
- Calculate time to start pulse from timer start value of 0x0000.
- Write pulse width start and stop times into OCxR and OCxRS compare registers (x denotes channel 1, 2).
- Set timer period register to value equal to, or greater than, value in OCxRS compare register.
- Set OCM<2:0> = 100.
- Enable timer, TON (TxCON<15>) = 1.

To initiate another single pulse, issue another write to set OCM < 2:0 > = 100.

11.3.2 CONTINUOUS PULSE MODE

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required:

- Determine instruction cycle time Tcy.
- Calculate desired pulse value based on Tcy.
- Calculate timer to start pulse width from timer start value of 0x0000.
- Write pulse width start and stop times into OCxR and OCxRS (x denotes channel 1, 2) compare registers, respectively.
- Set timer period register to value equal to, or greater than, value in OCxRS compare register.
- Set OCM<2:0> = 101.
- Enable timer, TON (TxCON<15>) = 1.

11.4 Simple PWM Mode

When control bits OCM<2:0> (OCxCON<2:0>) = 110 or 111, the selected output compare channel is configured for the PWM mode of operation. When configured for the PWM mode of operation, OCxR is the Main latch (read-only) and OCxRS is the secondary latch. This enables glitchless PWM transitions.

The user must perform the following steps in order to configure the output compare module for PWM operation:

- 1. Set the PWM period by writing to the appropriate period register.
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- 3. Configure the output compare module for PWM operation.
- 4. Set the TMRx prescale value and enable the Timer, TON (TxCON<15>) = 1.

查询"DSPIC30F2020AT-30E"供应商 11.4.1 PWM PERIOD

The PWM period is specified by writing to the PRx register. The PWM period can be calculated using Equation 11-1.

EQUATION 11-1: PWM PERIOD

 $PWM period = [(PRx) + 1] \cdot 4 \cdot TOSC \cdot (TMRx prescale value)$

PWM frequency is defined as 1 / [PWM period].

When the selected TMRx is equal to its respective period register, PRx, the following four events occur on the next increment cycle:

- TMRx is cleared.
- The OCx pin is set.
 - Exception 1: If PWM duty cycle is 0x0000, the OCx pin will remain low.
 - Exception 2: If duty cycle is greater than PRx, the pin will remain high.
- The PWM duty cycle is latched from OCxRS into OCxR.
- The corresponding timer interrupt flag is set.

See Figure 11-1 for key PWM period comparisons. Timer3 is referred to in the figure for clarity.

11.4.2 PWM WITH FAULT PROTECTION INPUT PIN

When control bits OCM<2:0> (OCxCON<2:0>) = 111, Fault protection is enabled via the OCFLTA pin. If the a logic '0' is detected on the OCFLTA pin, the output pins are placed in a high-impedance state. The state remains until:

- the external Fault condition has been removed and
- the PWM mode is reenabled by writing to the appropriate control bits

As a result of the Fault condition, the OCxIF interrupt is asserted, and an interrupt will be generated, if enabled. Upon detection of the Fault condition, the OCFLTx bit in the OCxCON register is asserted high. This bit is a read-only bit and will be cleared once the external Fault condition has been removed, and the PWM mode is reenabled by writing the appropriate mode bits, OCM<2:0> in the OCxCON register.

11.5 Output Compare Operation During CPU Sleep Mode

When the CPU enters the Sleep mode, all internal clocks are stopped. Therefore, when the CPU enters the Sleep state, the output compare channel will drive the pin to the active state that was observed prior to entering the CPU Sleep state.


For example, if the pin was high when the CPU entered the Sleep state, the pin will remain high. Likewise, if the pin was low when the CPU entered the Sleep state, the pin will remain low. In either case, the output compare module will resume operation when the device wakes up.

11.6 Output Compare Operation During CPU Idle Mode

When the CPU enters the Idle mode, the output compare module can operate with full functionality.

The output compare channel will operate during the CPU Idle mode if the OCSIDL bit (OCxCON<13>) is at logic '0' and the selected time base (Timer2 or Timer3) is enabled and the TSIDL bit of the selected timer is set to logic '0'.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 11-1: PWM OUTPUT TIMING



11.7 Output Compare Interrupts

The output compare channels have the ability to generate an interrupt on a compare match, for whichever Match mode has been selected.

For all modes except the PWM mode, when a compare event occurs, the respective interrupt flag (OCxIF) is asserted and an interrupt will be generated, if enabled. The OCxIF bit is located in the corresponding IFS STATUS register, and must be cleared in software. The interrupt is enabled via the respective compare interrupt enable (OCxIE) bit, located in the corresponding IEC Control register.

For the PWM mode, when an event occurs, the respective timer interrupt flag (T2IF or T3IF) is asserted and an interrupt will be generated, if enabled. The IF bit is located in the IFS0 STATUS register, and must be cleared in software. The interrupt is enabled via the respective timer interrupt enable bit (T2IE or T3IE), located in the IEC0 Control register. The output compare interrupt flag is never set during the PWM mode of operation.

查询"D	SP	IC:	30F	-20)20	A	Г-3	30E"供应商
	Reset State	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	
	Bit 0							
	Bit 1			OCM<2:0>			OCM<2:0>	
	Bit 2			-			-	
	Bit 3			OCFLT1 OCTSEL1			OCFLT2 OCTSEL2	
	Bit 4			OCFLT1			OCFLT2	Refer to the " <i>dsPIC30F Family Reference Manual</i> " (DS70046) for descriptions of register bit fields.
	Bit 5	-		Ι	r		Ι	egister
	Bit 6	Output Compare 1 Master Register	Output Compare 1 Slave Register	Ι	Output Compare 2 Master Register	Output Compare 2 Slave Register	Ι	ions of I
	Bit 7	are 1 Mast	are 1 Slav	Ι	are 2 Mast	are 2 Slav	Ι	descript
	Bit 8	out Compa	put Comp	Ι	out Compa	tput Comp	Ι	046) for
	Bit 9	Outp	Out	Ι	Outp	Out	Ι	, (DS70(
R MAP	Bit 10			Ι			Ι	Manual'
ISTE	Bit 11			Ι			Ι	rence
E REG	Bit 12			Ι			Ι	'y Refe
MPARE	Bit 13			OCSIDL			OCSIDL	0F Fami
UT CC	Bit 14			Ι			I	dsPIC3
OUTP	Bit 15						Ι	to the "
1-1:	Addr.	0180	0182	0184	0186	0188	018A	
TABLE 11-1: OUTPUT COMPARE REGISTER M	SFR Name	OC1RS	OC1R	OC1CON	OC2RS	OC2R	OC2CON	Note:

Σ
۲
Щ
Ś
Ū
Ш,
22
Ш
₹
ЧÞ
ō
υ
5
Ē
5
õ
-
<u></u>
Ξ
÷
щ

查询"DSPIC30F2020AT-30E"供应商 NOTES:

查询"DSPIC30F2020AT-30E"供应商 12.0 POWER SUPPLY PWM

The PWM module on the dsPIC30F1010/202X device supports a wide variety of PWM modes and output formats. This PWM module is ideal for power conversion applications such as:

- DC/DC converters
- AC/DC power supplies
- Uninterruptable Power Supply (UPS)

12.1 Features Overview

The PS PWM module incorporates these features:

- Four PWM generators with eight I/O
- Four Independent time bases
- Duty cycle resolution of 1.1 nsec @ 30 MIPS
- Dead-time resolution of 4.2 nsec @ 30 MIPS
- Phase-shift resolution of 4.2 nsec @ 30 MIPS
- Frequency resolution of 8.4 nsec @ 30 MIPS
- Supported PWM modes:
 - Standard Edge-Aligned PWM
 - Complementary PWM
 - Push-Pull PWM
 - Multi-Phase PWM
 - Variable Phase PWM
 - Fixed Off-Time PWM
 - Current Reset PWM
 - Current-Limit PWM
 - Independent Time Base PWM
- On-the-Fly changes to:
 - PWM frequency
 - PWM duty cycle
 - PWM phase shift
- Output override control
- Independent current-limit and Fault inputs
- Special event comparator for scheduling other peripheral events
- Each PWM generator has comparator for triggering ADC conversions.

Figure 12-1 conceptualizes the PWM module in a simplified block diagram. Figure 12-2 illustrates how the module hardware is partitioned for each PWM output pair for the Complementary PWM mode. Each functional unit of the PWM module is discussed in subsequent sections.

The PWM module contains four PWM generators. The module has eight PWM output pins: PWM1H, PWM1L, PWM2H, PWM2L, PWM3H, PWM3L, PWM4H and PWM4L. For complementary outputs, these eight I/O pins are grouped into H/L pairs.

12.2 Description

The PS PWM module is designed for applications that require (a) high resolution at high PWM frequencies, (b) the ability to drive standard push-pull or half bridge converters or (c) the ability to create multi-phase PWM outputs.

Two common, medium-power converter topologies are Push-Pull and Half-Bridge. These designs require the PWM output signal to be switched between alternate pins, as provided by the Push-Pull PWM mode.

Phase-shifted PWM describes the situation where each PWM generator provides outputs, but the phase relationship between the generator outputs is specifiable and changeable.


Multi-Phase PWM is often used to improve DC-DC converter load transient response, and reduce the size of output filter capacitors and inductors. Multiple DC/DC converters are often operated in parallel but phase shifted in time. A single PWM output operating at 250 KHz has a period of 4 μ sec. But an array of four PWM channels, staggered by 1 μ sec each, yields an effective switching frequency of 1 MHz. Multi-phase PWM applications typically use a fixed-phase relationship.

Variable Phase PWM is useful in Zero Voltage Transition (ZVT) power converters. Here the PWM duty cycle is always 50%, and the power flow is controlled by varying the relative phase shift between the two PWM generators.

Note: The PLL must be enabled for the PS PWM module to function. This is achieved by using the FNOSC<1:0> bits in the FOSCSEL Configuration register.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 12-1: SIMPLIFIED CONCEPTUAL BLOCK DIAGRAM OF POWER SUPPLY PWM PWMCONx Pin and mode control LEBCONx Control for blanking external input signals ADC Trigger Control TRGCONx Dead-time Control ALTDTRx, DTRx PTCON PWM enable and mode control MDC Master Duty Cycle Reg PDC1 MUX PWM GEN #1 Latch PWM1H Channel 1 Comparator Dead-time Generator PWM1L Timer Phase PDC2 PWM User, Current Limit and Fault Override and Routing Logic MUX + PWM GEN #2 Latch PWM2H Channel 2 Dead-time Generator 16-bit Data Bus Comparator PWM2L Timer Fault CLMT Override Logic Phase PDC3 MUX PWM GEN #3 Latch 🗙 РWM3H ¥ Channel 3 Comparator Dead-time Generator PWM3L ▲ Timer 4 Phase PDC4 MUX PWM GEN #4 * Latch PWM4H Channel 4 Comparator Dead-time Generator PWM4L ▲ Timer Timer Period Phase SFLTX Fault Control Г PTPER Master Time Base Logic ł PTMR ¥ Special event Special Event Comparator trigger Postscaler 4 Special event SEVTCMP comparison value Pin override control IOCONx Fault mode and pin control **FLTCON**x

查询"DSPIC30F2020AT-30E"供应商 FIGURE 12-2: PARTITIONED OUTPUT PAIR, COMPLEMENTARY PWM MODE



12.3 Control Registers

The following registers control the operation of the Power Supply PWM Module.

- PTCON: PWM Time Base Control Register
- PTPER: Primary Time Base Register
- SEVTCMP: PWM Special Event Register
- MDC: PWM Master Duty Cycle Register(1)
- PWMCONx: PWM Control Register
- PDCx: PWM Generator Duty Cycle Register(1)
- PHASEx: PWM Phase-Shift Register
- DTRx: PWM Dead-Time Register
- ALTDTRx: PWM Alternate Dead-Time Register
- TRGCONx: PWM TRIGGER Control Register
- IOCONx: PWM I/O Control Register
- FCLCONx: PWM Fault Current-Limit Control Register
- TRIGx: PWM Trigger Compare Value Register
- LEBCONx: Leading Edge Blanking Control Register

查询"DSPIC30F2020AT-30E"供应商 REGISTER 12-1: PTCON: PWM TIME BASE CONTROL REGISTER R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PTEN _ PTSIDL SESTAT SEIEN EIPU SYNCPOL SYNCOEN bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SYNCEN SYNCSRC<2:0> SEVTPS<3:0> bit 7 bit 0 Leaend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PTEN: PWM Module Enable bit 1 = PWM module is enabled 0 = PWM module is disabled bit 14 Unimplemented: Read as '0' bit 13 PTSIDL: PWM Time Base Stop in Idle Mode bit 1 = PWM time base halts in CPU Idle mode 0 = PWM time base runs in CPU Idle mode bit 12 SESTAT: Special Event Interrupt Status bit 1 = Special Event Interrupt is pending 0 = Special Event Interrupt is not pending bit 11 **SEIEN:** Special Event Interrupt Enable bit 1 = Special Event Interrupt is enabled 0 = Special Event Interrupt is disabled EIPU: Enable Immediate Period Updates bit bit 10 1 = Active Period register is updated immediately 0 = Active Period register updates occur on PWM cycle boundaries SYNCPOL: Synchronize Input Polarity bit bit 9 1 = SYNCIN polarity is inverted (low active) 0 = SYNCIN is high active bit 8 SYNCOEN: Primary Time Base Sync Enable bit 1 = SYNCO output is enabled 0 = SYNCO output is disabled SYNCEN: External Time Base Synchronization Enable bit bit 7 1 = External synchronization of primary time base is enabled External synchronization of primary time base is disabled 0 = bit 6-4 SYNCSRC<2:0>: Sync Source Selection bits 000 = SYNCI 001 = Reserved . 111 = Reserved bit 3-0 SEVTPS<3:0>: PWM Special Event Trigger Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale 1111 = 1:16 Postscale

bit 0

查询"DSPIC30F2020AT-30E"供应商

REGISTER 12-2: PTPER: PRIMARY TIME BASE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTPER	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	F	PTPER <7:3>			_		_

bit 7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Primary Time Base (PTMR) Period Value bits

bit 2-0 Unimplemented: Read as '0'

查询"DSPIC30F2020AT-30E"供应商

REGISTER 12-3: SEVTCMP: PWM SPECIAL EVENT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTCM	IP <15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	SE	VTCMP <7:3>	•		—	—	—
bit 7							bit 0
Legend:							

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Special Event Compare Count Value bits

bit 2-0 Unimplemented: Read as '0'

查询"DSPIC30F2020AT-30E"供应商

REGISTER 12-4: MDC: PWM MASTER DUTY CYCLE REGISTER⁽¹⁾

DAMA		DAM 0				DAMA	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDC	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MD	C<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown			nown				

bit 15-0 Master PWM Duty Cycle Value bits

Note 1: The minimum value for this register is 0x0008 and the maximum value is 0xFFEF.

查询"DSPIC30F2020AT-30E"供应商 REGISTER 12-5: **PWMCONX: PWM CONTROL REGISTER** HS/HC-0 HS/HC-0 HS/HC-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 FLTSTAT CLSTAT TRGSTAT **FLTIEN** CLIEN TRGIEN ITB MDCS bit 15 bit 8 R/W-0 R/W-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 DTC<1:0> **XPRES** IUE ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 FLTSTAT: Fault Interrupt Status 1 = Fault Interrupt is pending 0 = No Fault Interrupt is pending This bit is cleared by setting FLTIEN = 0. Note: Software must clear the interrupt status here, and the corresponding IFS bit in Interrupt Controller. bit 14 CLSTAT: Current-Limit Interrupt Status bit 1 = Current-limit interrupt is pending 0 = No current-limit interrupt is pending This bit is cleared by setting CLIEN = 0. Note: Software must clear the interrupt status here, and the corresponding IFS bit in Interrupt Controller. bit 13 TRIGIEN: Trigger Interrupt Status bit 1 = Trigger interrupt is pending 0 = No trigger interrupt is pending This bit is cleared by setting TRGIEN = 0. FLTIEN: Fault Interrupt Enable bit bit 12 1 = Fault interrupt enabled 0 = Fault interrupt disabled and FLTSTAT bit is cleared bit 11 CLIEN: Current-Limit Interrupt Enable bit 1 = Current-limit interrupt enabled 0 = Current-limit interrupt disabled and CLSTAT bit is cleared bit 10 TRIGIEN: Trigger Interrupt Enable bit 1 = A trigger event generates an interrupt request 0 = Trigger event interrupts are disabled and TRGSTAT bit is cleared ITB: Independent Time Base Mode bit bit 9 0 = Primary time base provides timing for this PWM generator 1 = Phasex register provides time base period for this PWM generator bit 8 MDCS: Master Duty Cycle Register Select bit 0 = DCx register provides duty cycle information for this PWM generator 1 = MDC register provides duty cycle information for this PWM generator bit 7-6 DTC<1:0>: Dead-time Control bits 00 = Positive dead time actively applied for all output modes 01 = Negative dead time actively applied for all output modes 10 = Dead-time function is disabled11 = Reserved bit 5-2 Unimplemented: Read as '0'

查询"DSPIC30F2020AT-30E"供应商 REGISTER 12-5: PWMCONx: PWM CONTROL REGISTER (CONTINUED)

bit 1	 XPRES: External PWM Reset Control bit 1 = Current-limit source resets time base for this PWM generator if it is in independent time base mode 0 = External pins do not affect PWM time base
bit 0	 IUE: Immediate Update Enable bit 1 = Updates to the active PDC registers are immediate 0 = Updates to the active PDC registers are synchronized to the PWM time base

REGISTER 12-6: PDCx: PWM GENERATOR DUTY CYCLE REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	x<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	x<7:0>			
bit 7							bit 0
Laward							
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$			nown	

bit 15-0 PWM Generator #x Duty Cycle Value bits

Note 1: The minimum value for this register is 0x0008 and the maximum value is 0xFFEF.

查询"DSPIC30F2020AT-30E"供应商

REGISTER 12-7: PHASEx: PWM PHASE-SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	Ex<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
		PHASE	x<7:2>			—	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at POR $(1)^2$ = Bit is set $(0)^2$ = Bit is cleared x = Bit is unk			nown				

bit 15-2	PHASEx<15:	2>: PWM Phase-Shift Value or Independent Time Base Period for this PWM Generator bits
	Note:	If used as an independent time base, bits <3:2> are not used.
1.1.4.0		

bit 1-0 Unimplemented: Read as '0'

REGISTER 12-8: DTRx: PWM DEAD-TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—			DTRx	<13:8>			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	
10000	10000	DTRx		1000 0	1000 0	-	_	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$					

bit 15-14 Unimplemented: Read as '0'

bit 13-2 DTRx<13:2>: Unsigned 11-bit Dead-Time Value bits for PWMx Dead-Time Unit

bit 1-0 Unimplemented: Read as '0'

查询"DSPIC30F2020AT-30E"供应商 REGISTER 12-9: ALTDTRx: PWM ALTERNATE DEAD-TIME REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ALTDTRx<13:8> bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 ALTDTR <7:2> ____ ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-2 ALTDTRx<13:2>: Unsigned 11-bit Dead-Time Value bits for PWMx Dead-Time Unit

bit 1-0 Unimplemented: Read as '0'

查询"DSPIC30F2020AT-30E"供应商

REGISTER 12-10: TRGCONx: PWM TRIGGER CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TRGDIV<2:0>			—	_	_	_			
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—			TRGST	⁻ RT<5:0>				
bit 7							bit (
Legend:									
R = Readable bit W = Writable bit			bit	it U = Unimplemented bit, read as '0'					
-n = Value at	t POR	'1' = Bit is set	'0' = Bit is cleared			x = Bit is unknown			
bit 15-13	TRGDIV<2:0	D>: Trigger Outp	out Divider						
	00	er output for eve	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
		er output for eve							
		er output for eve							
		er output for eve							
		er output for eve							
		er output for eve							
		er output for eve							
	111 = Irigge	er output for eve	ery 8th trigger	event					
bit 12-6	Unimpleme	nted: Read as '	0'						
bit 5-0	This value s	5:0>: Trigger Poperifies the RO pgic to begin cou	OLL counter v	alue needed fo	bits or a match that	will then enal	ole the trigge		

查询"DSPIC30F2020AT-30E"供应商

REGISTER 12-11: IOCONX: PWM I/O CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	PENL	POLH	POLL	PMO	D<1:0>	OVRENH	OVRENL
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
OVRDA	T<1:0>	FLTDA	T<1:0>	CLDA	T<1:0>	—	OSYNC
bit 7							bit 0

Legend:				
R = Readable	bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at F	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	1 = PWM	WMH Output Pin Ownershi module controls PWMxH pir module controls PWMxH pir	n n	
bit 14	1 = PWM	WML Output Pin Ownership module controls PWMxL pir module controls PWMxL pir	1	
bit 13	0 = PWM	WMH Output Pin Polarity bi H pin is high active H pin is low active	t	
bit 12	0 = PWM>	WML Output Pin Polarity bit L pin is high active L pin is low active		
bit 11-10	00 = PWN 01 = PWN	0>: PWM #x I/O Pin Mode 1 I/O pin pair is in the Compl 1 I/O pin pair is in the Indepe 1 I/O pin pair is in the Push-f prved	lementary Output mode endent Output mode	
bit 9	0 = PWM	Override Enable for PWN generator provides data for AT[1] provides data for outp	PWMxH pin	
bit 8	0 = PWM	Override Enable for PWM generator provides data for AT[0] provides data for outp	PWMxL pin	
bit 7-6	If OVERE	:1:0>: Data for PWMxH,L I NH = 1 then OVRDAT<1> p NL = 1 then OVRDAT<0> p		S
bit 5-4	If Fault ac	1:0>: Data for PWMxH,L P tive, then FLTDAT<1> provid tive, then FLTDAT<0> provid		its
bit 3-2	If current I	:0>: Data for PWMxH,L Pinimit active, then CLDAT<1> imit active, then CLDAT<0>	•	
bit 1	Unimplen	nented: Read as '0'		
bit 0	1 = Outpu		ation bit T<1:0> bits are synchronized T<1:0> bits occur on next cloc	

查询"DSPIC30F2020AT-30E"供应商

REGISTER 12-12: FCLCONX: PWM FAULT CURRENT-LIMIT CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—		CLSR	C<3:0>		CLPOL
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CLMODE	FLTSRC<3:0>			FLTPOL	FLTMO	D<1:0>	
bit 7						bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-9	CLSRC<3:0>: Current-Limit Control Signal Source Select for PWM #X Generator bits 0000 = Analog Comparator #1 0001 = Analog Comparator #2 0010 = Analog Comparator #3 0011 = Analog Comparator #4
	0100 = Reserved 0101 = Reserved 0110 = Reserved 0111 = Reserved
	1000 = Shared Fault #1 (SFLT1) 1001 = Shared Fault #2 (SFLT2) 1020 = Shared Fault #3 (SFLT3) 1011 = Shared Fault #4 (SFLT4)
	1100 =Reserved1101 =Independent Fault #2 (IFLT2)1110 =Reserved1111 =Independent Fault #4 (IFLT4)
bit 8	CLPOL: Current-Limit Polarity for PWM Generator #X bit 0 = The selected current-limit source is high active 1 = The selected current-limit source is low active
bit 7	CLMODE: Current-Limit Mode Enable for PWM Generator #X bit 1 = Current-limit function is enabled 0 = Current-limit function is disabled

查询"DSPIC30F2020AT-30E"供应商 REGISTER 12-12: FCLCONX: PWM FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED) FLTSRC<3:0>: Fault Control Signal Source Select for PWM Generator #X bits bit 6-3 0000 = Analog Comparator #1 0001 = Analog Comparator #2 0010 = Analog Comparator #3 0011 = Analog Comparator #4 0100 = Reserved 0101 = Reserved 0110 = Reserved 0111 = Reserved 1000 = Shared Fault #1 (SFLT1) 1001 = Shared Fault #2 (SFLT2) Shared Fault #3 (SFLT3) 1020 **=** 1011 = Shared Fault #4 (SFLT4) Reserved 1100 = 1101 = Independent Fault #2 (IFLT2) Reserved 1110 = Independent Fault #4 (IFLT4) 1111 = bit 2 FLTPOL: Fault Polarity for PWM Generator #X bit 0 = The selected Fault source is high active 1 = The selected Fault source is low active bit 1-0 FLTMOD<1:0>: Fault Mode for PWM Generator #x bits 00 = Reserved01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle) 10 = Reserved

11 = Fault input is disabled

查询"DSPIC30F2020AT-30E"供应商

REGISTER 12-13: TRIGX: PWM TRIGGER COMPARE VALUE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	Т	RGCMP<7:3>			—	—	—
bit 7						·	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-3 TRGCMP<15:3>: Trigger Control Value bits

Register contains the compare value for PWMx time base for generating a trigger to the ADC module for initiating a sample and conversion process, or generating a trigger interrupt.

bit 2-0 Unimplemented: Read as '0'

查询"DSPIC30F2020AT-30E"供应商

REGISTER 12-14: LEBCONX: LEADING EDGE BLANKING CONTROL REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PHF PHR PLR PLF **FLTLEBEN** CLLEBEN LEB<9:8> bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 U-0 U-0 LEB<7:3> bit 7 bit 0 Leaend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PHR: PWMH Rising Edge Trigger Enable bit 1 = Rising edge of PWMH will trigger LEB counter 0 = LEB ignores rising edge of PWMH PHL: PWMH Falling Edge Trigger Enable bit bit 14 1 = Falling edge of PWMH will trigger LEB counter 0 = LEB ignores falling edge of PWMH PLR: PWML Rising Edge Trigger Enable bit bit 13 1 = Rising edge of PWML will trigger LEB counter 0 = LEB ignores rising edge of PWML bit 12 PLF: PWML Falling Edge Trigger Enable bit 1 = Falling edge of PWML will trigger LEB counter 0 = LEB ignores falling edge of PWML FLTLEBEN: Fault Input Leading Edge Blanking Enable bit bit 11 1 = Leading Edge Blanking is applied to selected Fault Input 0 = Leading Edge Blanking is not applied to selected Fault Input bit 10 CLLEBEN: Current-Limit Leading Edge Blanking Enable bit 1 = Leading Edge Blanking is applied to selected Current-Limit Input 0 = Leading Edge Blanking is not applied to selected Current-Limit Input bit 9-3 LEB: Leading Edge Blanking for Current-Limit and Fault Inputs bits Value is 8 nsec increments bit 2-0 Unimplemented: Read as '0'

查询"DSPIC30F2020AT-30E"供应商

12.4 Module Functionality


The PS PWM module is a very high-speed design that provides capabilities not found in other PWM generators. The module supports these PWM modes:

- Standard Edge-Aligned PWM mode
- Complementary PWM mode
- Push-Pull PWM mode
- Multi-Phase PWM mode
- Variable Phase PWM mode
- Current-Limit PWM mode
- Constant Off-time PWM mode
- Current Reset PWM mode
- Independent Time Base PWM mode

12.4.1 STANDARD EDGE-ALIGNED PWM MODE

Standard Edge-Aligned mode (Figure 12-3) is the basic PWM mode used by many power converter topologies such as "Buck", "Boost" and "Forward". To create the edge-aligned PWM, a timer/counter circuit counts upward from zero to a specified maximum value for the Period. Another register contains the value for Duty Cycle, which is constantly compared to the timer (Period) value. While the timer/counter value is less than or equal to the duty cycle value, the PWM output signal is asserted. When the timer value exceeds the duty cycle value, the PWM signal is deasserted. When the timer is greater than the period value, the timer is reset, and the process repeats.


FIGURE 12-3: EDGE-ALIGNED PWM



12.4.2 COMPLEMENTARY PWM MODE

Complementary PWM is generated in a manner similar to standard Edge-Aligned PWM. Complementary mode provides a second PWM output signal on the PWML pin that is the complement of the primary PWM signal (PWMH). Complementary mode PWM is shown in Figure 12-4.






12.4.3 PUSH-PULL PWM MODE


The Push-Pull mode shown in Figure 12-5 is a version of the standard Edge-Aligned PWM mode where the active PWM signal is alternately outputted on one of two PWM pins. There is no complementary PWM output available. This mode is useful in transformer-based power converters. Transformer-based circuits must avoid any direct currents that will cause their cores to saturate. The Push-Pull mode ensures that the duty cycle of the two phases is identical, thus yielding a net DC bias of zero.

FIGURE 12-5: PUSH-PULL PWM



查询"DSPIC30F2020AT-30E"供应商 12.4.4 MULTI-PHASE PWM MODE


Multi-Phase PWM, as shown in Figure 12-6, uses phase-shift values in the Phase registers to shift the PWM outputs relative to the primary time base. Because the phase-shift values are added to the primary time base, the phase-shifted outputs occur earlier than a PWM channel that specifies zero phase shift. In Multi-Phase mode, the specified phase shift is fixed by the application's design.



12.4.5 VARIABLE PHASE PWM MODE

Figure 12-7 shows the waveforms for Variable Phase-Shift PWM. Power-converter circuits constantly change the phase shift among PWM channels as a means to control the flow of power, in contrast to most PWM circuits that vary the duty cycle of PWM signals to control power flow. Often, in variable phase applications, the PWM duty cycle is maintained at 50%. The phase-shift value should be updated when the PWM signal is not asserted. Complementary outputs are available in Variable Phase-Shift mode.






12.4.6 CURRENT-LIMIT PWM MODE

Figure 12-8 shows Cycle-by-Cycle Current-Limit mode. This mode truncates the asserted PWM signal when the selected external Fault signal is asserted. The PWM output values are specified by the Fault override bits (FLTDAT<1:0>) in the IOCONx register. The override output remains in effect until the beginning of the next PWM cycle. This mode is sometimes used in Power Factor Correction (PFC) circuits where the inductor current controls the PWM on time. This is a constant frequency PWM mode.


FIGURE 12-8: CYCLE-BY-CYCLE CURRENT-LIMIT PWM MODE



12.4.7 CONSTANT OFF-TIME PWM


Constant Off-Time mode is shown in Figure 12-9. Constant Off-Time PWM is a variable-frequency mode where the actual PWM period is less than or equal to the specified period value. The PWM time base is externally reset some time after the PWM signal duty cycle value has been reached, and the PWM signal has been deasserted. This mode is implemented by enabling the On-Time PWM mode (Current Reset mode) and using the complementary output.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 12-9: CONSTANT OFF-TIME PWM



12.4.8 CURRENT RESET PWM MODE

Current Reset PWM is shown in Figure 12-10. Current Reset PWM uses a Variable-Frequency mode where the actual PWM period is less than or equal to the specified period value. The PWM time base is externally reset some time after the PWM signal duty cycle value has been reached and the PWM signal has been deasserted. Current Reset PWM is a constant on-time PWM mode.




Typically, in the converter application, an energy storage inductor is charged with current while the PWM signal is asserted, and the inductor current is discharged by the load when the PWM signal is deasserted. In this application of current reset PWM, an external current measurement circuit determines when the inductor is discharged, and then generates a signal that the PWM module uses to reset the time base counter. In Current Reset mode, complementary outputs are available.

12.4.9 INDEPENDENT TIME BASE PWM

Independent Time Base PWM, as shown in Figure 12-11, is often used when the dsPIC DSC is controlling different power converter subcircuits such as the Power Factor Correction circuit, which may use 100 kHz PWM, and the full-bridge forward converter section may use 250 kHz PWM.

FIGURE 12-11: INDEPENDENT TIME BASE PWM



查询"DSPIC30F2020AT-30E"供应商 12.5 Primary PWM Time Base

There is a Primary Time Base (PTMR) counter for the entire PWM module, In addition, each PWM generator has an individual time base counter.

The PTMR determines when the individual time base counters are to update their duty cycle and phase-shift registers. The master time base is also responsible for generating the Special Event Triggers and timer-based interrupts. Figure 12-12 shows a block diagram of the primary time base logic.




FIGURE 12-12: PTMR BLOCK DIAGRAM

The primary time base may be reset by an external signal specified via the SYNCSRC<2:0> bits in the PTCON register. The external reset feature is enabled via the SYNCEN bit in the PTCON register. The primary time base reset feature supports synchronization of the primary time base with another SMPS dsPIC DSC device or other circuitry in the user's application. The primary time base logic also provides an output signal when a period match occurs that can be used to synchronize an external device such as another SMPS dsPIC DSC.

12.5.1 PTMR SYNCHRONIZATION

Because absolute synchronization is not possible, the user should program the time base period of the secondary (slave) device to be slightly larger than the primary device time base to ensure that the two time bases will reset at the same time.

12.6 Primary PWM Time Base Roll Counter

The primary time base has an additional 6-bit counter that counts the period matches of the primary time base. This ROLL counter enables the PWM generators to stagger their trigger events in time to the ADC module. This counter is not accessible for reading. Each PWM generator has six bits (TRGSTRT<5:0>) in the TRGCONx registers. These bits are used to specify the start enable for each TRIGx postscaler controlled by the TRGDIV<2:0> bits in the TRGCONx registers.

The TDIV bits specify how frequently a trigger pulse is generated, and the ROLL bits specify when the sequence begins. Once the TRIG postscaler is enabled, the ROLL bits and the TRGSTRT bits have no further effect until the PWM module is disabled and then reenabled.

The purpose of the ROLL counter and the TRGSTRT bits is to allow the user to spread the system work load over a series of PWM cycles.


An additional use of the ROLL counter is to allow the internal FRC oscillator to be varied on a PWM cycle basis to reduce peak EMI emissions generated by switching transistors in the power conversion application.

The ROLL counter is cleared when the PWM module is disabled (PTEN = 0), and the TRIGx postscalers are disabled, requiring a new ROLL versus TRGSTRT match to begin counting again.

12.7 Individual PWM Time Base(s)

Each PWM generator also has its own PWM time base. Figure 12-13 shows a block diagram for the individual time base circuits. With a time base per PWM generator, the PWM module can generate PWM outputs that are phase shifted relative to each other, or totally independent of each other. The individual PWM timers (TMRx) provide the time base values that are compared to the duty cycle registers to create the PWM signals. The user may initialize these individual time base counters before or during operation via the phase-shift registers. The primary (PTMR) and the individual timers (TMRx) are not user readable.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 12-13: TMRX BLOCK DIAGRAM



Normally, the Primary Time Base (PTMR) provides synchronization control to the individual timer/counters so they count in lock-step unison.

If the PWM phase-shift feature is used, then the PTMR provides the synchronization signal to each individual timer/counter that causes them to reinitialize with their individual phase-shift values.

If a PWM generator is operating in Independent Time Base mode, the individual timer/counters count upward until their count values match the value stored in their phase registers, then they reset and the cycle repeats.

The primary time base and the individual time bases are implemented as 13-bit counters. The timers/ counters are clocked at 120 MHz @ 30 MIPS, which provides a frequency resolution of 8.4 nsec.

All of the timer/counters are enabled/disabled by setting/clearing the PTEN bit in the PTCON SFR. The timers are cleared when the PTEN bit is cleared in software.

The PTPER register sets the counting period for PTMR. The user must write a 13-bit value to PTPER<15:3>. When the value in PTMR<15:3> matches the value in PTPER<15:3>, the primary time base is reset to '0', and the individual time base counters are reinitialized to their phase values (except if in Independent Time Base mode).

12.8 PWM Period

PTPER holds the 13-bit value that specifies the counting period for the primary PWM time base. The timer period can be updated at any time by the user. The PWM period can be determined from the following formula:

Period Duration = (PTPER + 1) / 120 MHz @ 30 MIPS

12.9 PWM Frequency and Duty Cycle Resolution

The PWM Duty cycle resolution is 1.05 nsec per LSB @ 30 MIPS. The PWM period resolution is 8.4 nsec @ 30 MIPS. Table 12-1 shows the duty cycle resolution versus PWM frequencies for 30 MIPS execution speed.

TABLE 12-1:	AVAILABLE PWM
	FREQUENCIES AND
	RESOLUTIONS @ 30 MIPS

MIPS	PWM Duty Cycle Resolution	PWM Frequency
30	16 bits	14.6 KHz
30	15 bits	29.3 KHz
30	14 bits	58.6 KHz
30	13 bits	117.2 KHz
30	12 bits	234.4 KHz
30	11 bits	468.9 KHz
30	10 bits	937.9 KHz
30	9 bits	1.87 MHz
30	8 bits	3.75 MHz

TABLE 12-2: AVAILABLE PWM FREQUENCIES AND RESOLUTIONS @ 20 MIPS

MIPS	PWM Duty Cycle Resolution	PWM Frequency
20	14 bits	39 KHz
20	12 bits	156 KHz
20	10 bits	624 KHz
20	8 bits	2.5 MHz

Notice the reduction in available resolution for a given PWM frequency is due to the reduced clock rate and the fact that the LSB of duty cycle resolution is derived from a fixed-delay element. At operating frequencies below 30 MIPS, the contribution of the fixed-delay element to the output resolution becomes less than 1 LSB.

For frequency resonant mode power conversion applications, it is desirable to know the available PWM frequency resolution. The available frequency resolution varies with the PWM frequency. The PWM time base clocks at 120 MHz @ 30 MIPS. The following equation provides the frequency resolution versus PWM period:

Frequency Resolution = 120 MHz / (Period)

where Period = PTPER<15:3>

查询"DSPIC30F2020AT-30E"供应商

12.10 PWM Duty Cycle Comparison Units

The PWM module has two to four PWM duty cycle generators. Three to five 16-bit special function registers are used to specify duty cycle values for the PWM module:


- MDC (Master Duty Cycle)
- PDC1, ..., PDC4 (Duty Cycle)

Each PWM generator has its own duty cycle register (DCx), and there is a Master Duty Cycle (MDC) register. The MDC register can be used instead of individual duty cycle registers. The MDC register enables multiple PWM generators to share a common duty cycle register to reduce the CPU overhead required in updating multiple duty cycle registers. Multi-phase power converters are an application where the use of the MDC feature saves valuable processor time.

The value in each duty cycle register determines the amount of time that the PWM output is in the active state. The PWM time base counters are 13 bits wide and increment twice per instruction cycle. The PWM output is asserted when the timer/counter is less than or equal to the Most Significant 13 bits of the duty cycle register value. Each of the duty cycle registers allows a 16-bit duty cycle to be specified. The Least Significant 3 bits of the duty cycle registers are sent to additional logic for further adjustment of the PWM signal edge.

Figure 12-14 is a block diagram of a duty cycle comparison unit.

FIGURE 12-14: DUTY CYCLE COMPARISON



The duty cycle values can be updated at any time. The updated duty cycle values optionally can be held until the next rollover of the primary time base before becoming active.

12.11 Complementary PWM Outputs

Complementary PWM Output mode provides true and inverted PWM outputs on the pair of PWM output pins. The complement PWM signal is generated by inverting the active PWM signal. Complementary outputs are normally available with all of the different PWM modes except Push-Pull PWM and Independent PWM Output modes.

12.12 Independent PWM Outputs

Independent PWM Output mode simply replicates the active PWM output signal on both output pins associated with a PWM generator.

12.13 Duty Cycle Limits

The duty cycle generators are limited to the range of allowable values. A value of 0x0008 is the minimum duty cycle value that will produce an output pulse. This value represents 8.4 nsec at 30 MIPs. This minimum range limitation is not a problem in a real world application because of the slew-rate limitation of the PWM output buffers, external FET drivers, and the power transistors. The application control loop requires larger duty cycle values to achieve minimum transistor on times.

The maximum duty cycle value is also limited to 0xFFEF.

The user is responsible for limiting the duty cycle values to the allowable range of 0x0008 to 0xFFEF.

Note: A duty cycle of 0x0000 will produce a zero PWM output, and a 0xFFFF duty cycle value will produce a high on the PWM output.

查询"DSPIC30F2020AT-30E"供应商 12.14 Dead-Time Generation


Dead time refers to a programmable period of time, specified by the Dead-Time Register (DTR) or the ALT-DTR register, which prevent a PWM output from being asserted until its complementary PWM signal has been deasserted for the specified time. Figure 12-15 shows the insertion of dead time in a complementary pair of PWM outputs. Figure 12-16 shows the four dead-time units that each have their own dead-time value.

Dead-time generation can be provided when any of the PWM I/O pin pairs are operating in any output mode.

Many power-converter circuits require dead time because the power transistors cannot switch instantaneously. To prevent current "shoot-through" some amount of time must be provided between the turn-off event of one PWM output in a complementary pair and the turn-on event of the other transistor.

The PWM module can also provide negative dead time. Negative dead time is the forced overlap of the PWMH and PWML signals. There are certain converter techniques that require a limited amount of current "shoot-through".

The dead-time feature can be disabled for each PWM generator. The dead-time functionality is controlled by the DTCx<1:0> bits in the PWMCON register.







FIGURE 12-16: DEAD-TIME CONTROL UNITS BLOCK DIAGRAM



12.14.1 DEAD-TIME GENERATORS


Each complementary output pair for the PWM module has 12-bit down counters to produce the dead-time insertion. Each dead-time unit has a rising and falling edge detector connected to the duty cycle comparison output.

Depending on whether the edge is rising or falling, one of the transitions on the complementary outputs is delayed until the associated timer counts down to zero. A timing diagram indicating the dead-time insertion for one pair of PWM outputs is shown in Figure 12-15.

12.14.2 ALTERNATE DEAD-TIME SOURCE

The alternate dead time refers to the dead time specified by the ALTDTR register that is applied to the complementary PWM output. Figure 12-17 shows a dual dead-time insertion using the ALTDTR register.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 12-17: DUAL DEAD-TIME WAVEFORMS



12.14.3 DEAD-TIME RANGES

The amount of dead time provided by each dead-time unit is selected by specifying a 12-bit unsigned value in the DTRx registers. The 12-bit dead-time counters clock at four times the instruction execution rate. The Least Significant one bit of the dead-time value are processed by the Fine Adjust PWM module.

Table 12-3 shows example dead-time ranges as a function of the device operating frequency.

TABLE 12-3: EXAMPLE DEAD-TIME RANGES

MIPS	Resolution	Dead-Time Range
30	4.16 ns	0-16.3 usec
20	6.25 ns	0-24.5 usec


12.14.4 DEAD-TIME INSERTION TIMING

Figure 12-18 shows how the dead-time insertion for complementary signals is accomplished.

12.14.5 DEAD-TIME DISTORTION

For small PWM duty cycles, the ratio of dead time to the active PWM time may become large. In this case, the inserted dead time introduces distortion into waveforms produced by the PWM module. The user can ensure that dead-time distortion is minimized by keeping the PWM duty cycle at least three times larger than the dead time.

A similar effect occurs for duty cycles at or near 100%. The maximum duty cycle used in the application should be chosen such that the minimum inactive time of the signal is at least three times larger than the dead time.



查询"DSPIC30F2020AT-30E"供应商

12.15 Speed Limits of PWM Output Circuitry

The PWM output I/O buffers, and any attached circuits such as FET drivers and power FETs, have limited slew-rate capability. For very small PWM duty cycles, the PWM output signal is low-pass filtered; no pulse makes it through all of the circuitry.

A similar effect happens for duty cycle values near 100%. Before 100% duty cycle is reached, the output PWM signal appears to saturate at 100%.

Users need to take such behavior into account in their applications. In normal power conversion applications, duty cycle values near 0% or 100% are avoided because to reach these values is to operate in a Discontinuous mode or a Saturated mode where the control loop may be non functional.

12.16 PWM Special Event Trigger

The PWM module has a Special Event Trigger that allows A/D conversions to be synchronized to the PWM time base. The A/D sampling and conversion time can be programmed to occur at any point within the PWM period. The Special Event Trigger allows the user to minimize the delay between the time when A/D conversion results are acquired and the time when the duty cycle value is updated.

The Special Event Trigger is based on the primary PWM time base.

The PWM Special Event Trigger has one register (SEVTCMP) and four additional control bits (SEVOPS<3:0> in PTCON) to control its operation. The PTMR value that causes a Special Event Trigger is loaded into the SEVTCMP register.

12.16.1 SPECIAL EVENT TRIGGER ENABLE

The PWM module always produces Special Event Trigger pulses. This signal can optionally be used by the A/D module.

12.16.2 SPECIAL EVENT TRIGGER POSTSCALER

The PWM Special Event Trigger has a postscaler that allows a 1:1 to 1:16 postscale ratio. The postscaler is configured by writing the SEVOPS3:SEVOPS0 control bits in the PTCON register.

The special event output postscaler is cleared on the following events:

- Any write to the SEVTCMP register.
- Any device reset.

12.17 Individual PWM Triggers

The PWM module also features an additional ADC trigger output for each PWM generator. This feature is very useful when the PWM generators are operating in Independent Time Base mode.

A block diagram of a trigger circuit is shown in Figure 12-19. The user specifies a match value in the TRIGx register. When the local time base counter value matches the TRIGx value, an ADC trigger signal is generated.

Trigger signals are always generated regardless of the TRIGx value as long as the TRIGx value is less than or equal to the PWM period value for the local time base. If the TRGIEN bit is set in the PWMCONx register, then an interrupt request is generated.


The individual trigger outputs can be divided per the TRGDIV<2:0> bits in the TRGCONx registers, which allows the trigger signals to the ADC to be generated once for every 1, 2, 3 ..., 7 trigger events.

The trigger divider allows the user to tailor the ADC sample rates to the requirements of the control loop.

12.18 Time Base Capture with External Trigger

An external current-limit trigger signal will capture the PWM time base value and store it in the TRGCONx register. This feature can be used to monitor the time when an inductor current has reached a specified value.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 12-19: PWM TRIGGER BLOCK DIAGRAM



12.19 PWM Interrupts

The PWM module can generate interrupts based on internal timing or based on external signals via the current-limit and Fault inputs. The primary time base module can generate an interrupt request when a special event occurs. Each PWM generator module has its own interrupt request signal to the interrupt controller. The interrupt for each PWM generator is an OR of the trigger event interrupt request, the current-limit input event, or the Fault input event for that module.

There are four interrupt request signals to the interrupt control plus another interrupt request from the primary time base on special events.

12.20 PWM Time Base Interrupts

The PWM module can generate interrupts based on the primary time base and/or the individual time bases in each PWM generator. The interrupt timing is specified by the Special Event Comparison Register (SEVTCMP) for the primary time base, and by the TRIGx registers for the individual time bases in the PWM generator modules.

The primary time base special event interrupt is enabled via the SEIEN bit in the PTCON register. The individual time base interrupts generated by the trigger logic in each PWM generator are controlled by the TRGIEN bit in the PWMCONx registers.

12.21 PWM Fault and Current-Limit Pins

The PWM module supports multiple Fault pins for each PWM generator. These pins are labeled SFLTx (Shared Fault) or IFLTx (Individual Fault). The Shared Fault pins can be seen and used by any of the PWM generators. The Individual Fault pins are usable by specific PWM generators.

Each PWM generator can have one pin for use as a cycle-by-cycle current limit, and another pin for use as either a cycle-by-cycle current limit or a latching current Fault disable function.

12.22 Leading Edge Blanking

Each PWM generator supports "Leading Edge Blanking" of the current-limit and Fault inputs via the LEB<9:3> bits and the PHR, PHF, PLR, PLF, FLTLE-BEN and CLLEBEN bits in the LEBCONx registers. The purpose of leading edge blanking is to mask the transients that occur on the application printed circuit board when the power transistors are turned on and off.

The LEB bits support the blanking (ignoring) of the current-limit and Fault inputs for a period of 0 to 1024 nsec in 8.4 nsec increments following any specified rising or falling edge of the coarse PWMH and PWML signals. The coarse PWM signal (signal prior to the PWM fine tuning) has resolution of 8.4 nsec (at 30 MIPS), which is the same time resolution as the LEB counters.

The PHR, PHF, PLR and PLF bits select which edge of the PWMH and PLWL signals will start the blanking timer. If a new selected edge triggers the LEB timer while the timer is still active from a previously selected PWM edge, the timer reinitializes and continues counting.

查询"DSPIC30F2020AT-30E"供应商

The FLILEBEN and CLLEBEN bits enable the application of the blanking period to the selected Fault and current-limit inputs.

The LEB duration @ 30 MIPS = (LEB<9:3> + 1) / 120 MHz .

There is a blanking period offset of 8.4 nsec. Therefore a LEB<9:3> value of zero yields an effective blanking period of 8.4 ns.

If a current-limit or Fault inputs are active at the end of the previous PWM cycle, and they are still active at the start of the new PWM cycle and the dead time is nonzero, the Fault or current limit will be detected regardless of the LEB counter configuration.

12.23 PWM Fault Pins

Each PWM generator can select its own Fault input source from a selection of up to 12 Fault/current-limit pins. In the FCLCONx registers, each PWM generator has control bits that specify the source for its Fault input signal. These are the FLTSRC<3:0> bits. Additionally, each PWM generator has a FLTIEN bit in the PWM-CONx register that enables the generation of Fault interrupt requests. Each PWM generator has an associated Fault Polarity bit (FLTPOL) in the FCLCONx register that selects the active level of the selected Fault input.

The Fault pins actually serve two different purposes. First is generation of Fault overrides for the PWM outputs. The action of overriding the PWM outputs and generating an interrupt is performed asynchronously in hardware so that Fault events can be managed quickly. Second, the Fault pin inputs can be used to implement either Current-Limit PWM mode or Current Force mode.

PWM Fault condition states are available on the FLT-STAT bit in the PWMCONx registers. The FLTSTAT bits displays the Fault IRQ latch if the FIE bit is set. If Fault interrupts are not enabled, then the FSTATx bits display the status of the selected FLTx input in positive logic format. When the Fault input pins are not used in association with a PWM generator, these pins become general purpose I/O or interrupt input pins.

The FLTx pins are normally active high. The FLTPOL bit in FCLCONx registers, if set to one, invert the selected Fault input signal so that it is an active low.

The Fault pins are also readable through the PORT I/O logic when the PWM module is enabled. This allows the user to poll the state of the Fault pins in software.

12.23.1 FAULT INTERRUPTS

The FLTIENx bits in the PWMCONx registers determine if an interrupt will be generated when the FLTx input is asserted high. The FLTMOD bits in the FCLCONx register determines how the PWM generator and its outputs respond to the selected Fault input pin. The FLTDAT<1:0> bits in the IOCONx registers supply the data values to be assigned to the PWMxH,L pins in the advent of a Fault.

The Fault pin logic can operate separately from the PWM logic as an external interrupt pin. If the faults are disabled from affecting the PWM generators in the FCLCONx register, then the Fault pin can be used as a general purpose interrupt pin.

12.23.2 FAULT STATES

The IOCONx register has two bits that determine the state of each PWMx I/O pin when they are overridden by a Fault input. When these bits are cleared, the PWM I/O pin is driven to the inactive state. If the bit is set, the PWM I/O pin is driven to the active state. The active and inactive states are referenced to the polarity defined for each PWM I/O pin (HPOL and LPOL polarity control bits).

12.23.3 FAULT INPUT MODES

The Fault input pin has two modes of operation:

- Latched Mode: When the Fault pin is asserted, the PWM outputs go to the states defined in the FLTDAT bits in the IOCONx registers. The PWM outputs remain in this state until the Fault pin is deasserted AND the corresponding interrupt flag has been cleared in software. When both of these actions have occurred, the PWM outputs return to normal operation at the beginning of the next PWM cycle boundary. If the FLTSTAT bit is cleared before the Fault condition ends, the PWM module waits until the Fault pin is no longer asserted to restore the outputs. Software can clear the FLTSTAT bit by writing a zero to the FLTIEN bit.
- Cycle-by-Cycle Mode: When the Fault input pin is asserted, the PWM outputs remain in the deasserted PWM state for as long as the Fault pin is asserted. For Complementary Output modes, PWMH is low (deasserted) and PWML is high (asserted). After the Fault pin is driven high, the PWM outputs return to normal operation at the beginning of the following PWM cycle.

The operating mode for each Fault input pin is selected using the FLTMOD<1:0> control bits in the FCLCONx register.

12.23.4 FAULT ENTRY

The response of the PWM pins to the Fault input pins is always asynchronous with respect to the device clock signals. That is, the PWM outputs should immediately go to the states defined in the FLTDAT register bits without any interaction from the dsPIC DSC device or software.

查询"DSPIC30F2020AT-30E"供应商

Refer to Section 12.28 "Fault and Current-Limit Override Issues with Dead-time Logic" for information regarding data sensitivity and behavior in response to current-limit or Fault events.

12.23.5 FAULT EXIT

The restoration of the PWM signals after a Fault condition has ended must occur at a PWM cycle boundary to ensure proper synchronization of PWM signal edges and manual signal overrides. The next PWM cycle begins when the PTMRx value is zero.

12.23.6 FAULT EXIT WITH PTMR DISABLED

There is a special case for exiting a Fault condition when the PWM time base is disabled (PTEN = 0). When a Fault input is programmed for Cycle-by-Cycle mode, the PWM outputs are immediately restored to normal operation when the Fault input pin is deasserted. The PWM outputs should return to their default programmed values. (The time base is disabled, so there is no reason to wait for the beginning of the next PWM cycle.)

When a Fault input is programmed for Latched mode, the PWM outputs are restored immediately when the Fault input pin is deasserted AND the FSTAT bit has been cleared in software.

12.23.7 FAULT PIN SOFTWARE CONTROL

The Fault pin can be controlled manually in software. Since the Fault input is shared with a PORT I/O pin, the PORT pin can be configured as an output by clearing the corresponding TRIS bit. When the PORT bit for the pin is cleared, the Fault input will be activated.

Note: The user should use caution when controlling the Fault inputs in software. If the TRIS bit for the Fault pin is cleared and the PORT bit is set high, then the Fault input cannot be driven externally.

12.24 PWM Current-Limit Pins

Each PWM generator can select its own current-limit input source from up to12 current-limit/Fault pins. In the FCLCONx registers, each PWM generator has control bits (CLSRC<3:0>) that specify the source for its current-limit input signal. Additionally, each PWM generator has a CLIEN bit in the PWMCONx register that enables the generation of current-limit interrupt requests. Each PWM generator has an associated Fault polarity bit CLPOL in the FCLCONx register.

The current-limit pins actually serve two different purposes. They can be used to implement either Current-Limit PWM mode or Current Reset PWM mode.

 When the CLIEN bit is set in the PWMCONx registers, the PWMxH,L outputs are forced to the values specified by the CLDAT<1:0> bits in the IOCONx register, if the selected current-limit input signal is asserted.

 When the CLMOD bit is zero AND the XPRES bit in the PWMCONx register is '01' AND the PWM generator is in Independent Time Base mode (ITB = 1), then a current-limit signal resets the time base for the affected PWM generator. This behavior is called Current Reset mode, which is used in some Power Factor Correction (PFC) applications.

12.24.1 CURRENT-LIMIT INTERRUPTS

The state of the PWM current-limit conditions is available on the CLSTAT bits in the PWMCONx registers. The CLSTAT bits display the current-limit IRQ flag if the CLIEN bit is set. If current-limit interrupts are not enabled, then the CLSTAT bits display the status of the selected current-limit inputs in positive logic format. When the current-limit input pin associated with a PWM generator is not used, these pins become general purpose I/O or interrupt input pins.

The current-limit pins are normally active high. If set to '1', the CLPOL bit in FCLCONx registers inverts the selected current-limit input signal to active high.

The interrupts generated by the selected current-limit signals are combined to create a single interrupt request signal to the interrupt controller, which has its own interrupt vector, interrupt flag bit, interrupt enable bit and interrupt priority bits associated with it.

The Fault pins are also readable through the PORT I/O logic when the PWM module is enabled. This allows the user to poll the state of the Fault pins in software.

12.25 Simultaneous PWM Faults and Current Limits

The current-limit override function, if enabled and active, forces the PWMxH,L pins to the values specified by the CLDAT<1:0> bits in the IOCONx registers UNLESS the Fault function is enabled and active. If the selected Fault input is active, the PWMxH,L outputs assume the values specified by the FLTDAT<1:0> bits in the IOCONx registers.

12.26 PWM Fault and Current-Limit TRG Outputs To ADC

The Fault and current-limit source selection fields in the FCLCONx registers (FLTSRC<3:0> and CLSRC<3:0>) control multiplexers in each PWM generator module. The control multiplexers select the desired Fault and current-limit signals for their respective modules. The selected Fault and current-limit signals are also available to the ADC module as trigger signals that initiate ADC sampling and conversion operations.

查询"DSPIC30F2020AT-30E"供应商 12.27 PWM Output Override Priority

If the PWM module is enabled, the priority of PWMx pin ownership is:

- 1. PWM Generator (lowest priority)
- 2. Output Override
- 3. Current-Limit Override
- 4. Fault Override
- 5. PENx (GPIO/PWM) ownership (highest priority)

If the PWM module is disabled, the GPIO module controls the PWMx pins.

12.28 Fault and Current-Limit Override Issues with Dead-time Logic

The PWMxH and PWMxL outputs are immediately driven low (deasserted) as specified by the CLDAT<1:0> and the FLTDAT<1:0> bits when a current-limit or a Fault event occurs.

The override data is gated with the PWM signals going into the dead-time logic block, and at the output of the PWM module, just ahead of the PWM pin output buffers.

Many applications require fast response to current shutdown for accurate current control and/or to limit circuitry damage to Fault currents.

Some applications will set the complementary PWM outputs high in synchronous rectifier designs when a Fault or current-limit event occurs. If the CLDAT or FLTDAT bits are set to '1', and their associated event occurs, then these asserted outputs will be delayed by clocked logic in the

dead-time circuitry.

12.29 Asserting Outputs via Current Limit

It is possible to use the CLDAT bits to assert the PWMxH,L outputs in response to a current-limit event. Such behavior could be used as a current "force" feature in response to an external current or voltage measurement that indicates a sudden sharp increase in the load on the power-converter output. Forcing the PWM "ON" could be viewed as a "Feed-Forward" term that allows quick system response to unexpected load increases without waiting for the digital control loop to respond.

12.30 PWM Immediate Update

For high-performance PWM control-loop applications, the user may want to force the duty cycle updates to occur immediately. Setting the IUE bit in the PWMCONx register enables this feature.

In a closed-loop control application, any delay between the sensing of a system's state and the subsequent outputting of PWM control signals that drive the application reduces the loop stability. Setting the IUE bit minimizes the delay between writing the duty cycle registers and the response of the PWM generators to that change.

12.31 PWM Output Override

All control bits associated with the PWM output override function are contained in the IOCONx register.

If the PENH, PENL bits are reset (default state), then the PWM module controls the PWMx output pins.

The PWM output override bits allow the user to manually drive the PWM I/O pins to specified logic states independent of the duty cycle comparison units.

The OVRDAT<1:0> bits in the IOCONx register determine the state of the PWM I/O pins when a particular output is overridden via the OVRENH,L bits.

The OVRENH, OVRENL bits are active high control bits. When the OVREN bits are set, the corresponding OVRDAT bit overrides the PWM output from the PWM generator.

12.31.1 COMPLEMENTARY OUTPUT MODE

When the PWM is in Complementary Output mode, the dead-time generator is still active with overrides. The output overrides and Fault overrides generate control signals used by the dead-time unit to set the outputs as requested, including dead time.

Dead-time insertion can be performed when PWM channels are overridden manually.

12.31.2 OVERRIDE SYNCHRONIZATION

If the OSYNC bit in the IOCONx register is set, the output overrides performed via the OVRENH,L and the OVDDAT<1:0> bits are synchronized to the PWM time base. Synchronous output overrides occur when the time base is zero.

If PTEN = 0, meaning the timer is not running, writes to IOCON take effect on the next TCY boundary.

12.32 Functional Exceptions

12.32.1 POWER RESET CONDITIONS

All registers associated with the PWM module are reset to the states given in Table 12-4 upon a Power-on Reset. On a device reset, the PWM output pins are tri-stated.

12.32.2 SLEEP MODE

The selected Fault input pin has the ability to wake the CPU from Sleep mode. The PWM module should generate an asynchronous interrupt if any of the selected Fault pins is driven low while in Sleep.

It is recommended that the user disable the PWM outputs prior to entering Sleep mode. If the PWM module is controlling a power conversion application, the action

查询"DSPIC30F2020AT-30E"供应商

of putting the device into Sleep will cause any control loops to be disabled, and most applications will likely experience issues unless they are explicitly designed to operate in an Open-Loop mode.

12.32.3 CPU IDLE MODE

The dsPIC30F1010/202X module has a PTSIDL control bit in the PTCON register. This bit determines if the PWM module continues to operate or stops when the device enters Idle mode. Stopped Idle mode functions like Sleep mode, and Fault pins are asynchronously active.

- PTSIDL = 1 (Stop module when in Idle mode)
- PTSIDL = 0 (Don't stop module when in Idle mode)

It is recommended that the user disable the PWM outputs prior to entering Idle mode. If the PWM module is controlling a power-conversion application, the action of putting the device into Idle will cause any control loops to be disabled, and most applications will likely experience issues unless they are explicitly designed to operate in an Open-Loop mode.

12.33 Register Bit Alignment

Table 12-4 on page 143 shows the registers for the SMPS PWM module. All time-based data for the module is always bit-aligned with respect to time. For example: bit 3 in the period register, the duty cycle registers, the dead-time registers, the trigger registers and the phase registers always represents a value of 18.4 nsec, assuming 30 MIPS operation. Unused portions of registers always read as zeros.


The use of data alignment makes it easier to write software because it eliminates the need to shift time values to fit into registers. It also eases the computation and understanding of time allotment within a PWM cycle.

查询"DSPIC30F2020AT-30E"供应商 12.34 APPLICATION EXAMPLES:

12.34.1 STANDARD PWM MODE


In standard PWM mode, the PWM output is typically connected to a single transistor, which charges an inductor, as shown in Figure 12-20. Buck and Boost converters typically use standard PWM mode.

FIGURE 12-20: APPLICATIONS OF STANDARD PWM MODE



12.34.2 APPLICATION OF COMPLEMENTARY PWM MODE


Complementary mode PWM is often used in circuits that use two transistors in a bridge configuration where transformers are not used, as shown in Figure 12-21. If transformers are used, then some means must be provided to ensure that no net DC currents flow through the transformer to prevent core saturation.



查询"DSPIC30F2020AT-30E"供应商 12:34:3 APPLICATION OF PUSH-PULL PWM MODE

Push-Pull PWM mode is typically used in transformer coupled circuits to ensure that no net DC currents flow through the transformer. Push-Pull mode ensures that the same duty cycle PWM pulse is applied to the transformer windings in alternate directions, as shown in Figure 12-22.

FIGURE 12-22: APPLICATIONS OF PUSH-PULL PWM MODE




12.34.4 APPLICATION OF MULTI-PHASE PWM MODE

Multi-Phase PWM mode is often used in DC/DC converters that must handle very fast load current transients and fit into tight spaces. A multi-phase converter is essentially a parallel array of buck converters that are operated slightly out of phase of each other, as shown in Figure 12-23. The multiple phases create an effective switching speed equal to the sum of the individual converters. If a single phase is operating with a 333 KHz PWM frequency, then the effective switching frequency for the circuit is 1 MHz. This high switching frequency greatly reduces output capacitor size requirements and improves load transient response.

FIGURE 12-23: APPLICA

APPLICATIONS OF MULTI-PHASE PWM MODE




查询"DSPIC30F2020AT-30E"供应商

12.34.5 APPLICATION OF VARIABLE PHASE PWM MODE

Variable phase PWM is used in newer power conversion topologies that are designed to reduce switching losses. In standard PWM methods, any time a transistor switches between the conducting state and the nonconducting state (and vice versa), the transistor is exposed to the full current and voltage condition for the period of time it takes the transistor to turn on or off. The power loss (V * I * Tsw * FPWM) becomes appreciable at high frequencies. The Zero Voltage Switching (ZVS) and Zero Current Switching (ZVC) circuit topologies attempt to use quasi-resonant techniques to shift either the voltage or current waveforms relative to each other. This action either makes the voltage or the current zero at the time the transistor turns on or off. If either the current or the voltage is zero, then there is no switching loss generated.

In variable phase PWM modes, the duty cycle is fixed at 50%, and the power flow is controlled by varying the phase relationship between the PWM channels, as shown in Figure 12-24.




12.34.6 APPLICATION OF CURRENT RESET PWM MODE

In Current Reset PWM mode, the PWM frequency varies with the load current. This mode is different than most PWM modes because the user sets the maximum PWM period, but an external circuit measures the inductor current. When the inductor current falls below a specified value, the external current comparator circuit generates a signal that resets the PWM time base counter. The user specifies a PWM "on" time, and then some time after the PWM signal becomes inactive, the inductor current falls below a specified value and the PWM counter is reset earlier than the programmed PWM period. This mode is sometimes called Constant On-Time.

This mode should not be confused with cycle-by-cycle current-limiting PWM, where the PWM is asserted, an external circuit generates a current Fault and the PWM signal is turned off before its programmed duty cycle would normally turn it off. In this mode, shown in Figure 12-25, the PWM frequency is fixed per the time base period.





查询"DSPIC30F2020AT-30E"供应商 12.35 METHODS TO REDUCE EMI

The goal is to move the PWM edges around in time to spread the EMI energy over a range of frequencies to reduce the peak energy at any given frequency during the EMI measurement process, which measures long term averages.

The EMI measurement process integrates the EMI energy into 9 kHz wide frequency bins. Assuming that the carrier (PWM) frequency is 150 kHz, a 6% dither will yield a 9 kHz wide dither.

12.35.1 METHOD #1: PROGRAMMABLE FRC DITHER

This method dithers all of the PWM outputs and the system clock. The advantage of this method is that no CPU resources are required. It is automatic once it is setup. The user can periodically update these values to simulate a more random frequency pattern.

12.35.2 METHOD #2: SOFTWARE CONTROLLED DITHER

This method uses software to dither individual PWM channels by scaling the duty cycle and period. This method consumes CPU resources:

Assume:

4 PWM channels updated @ 150 kHz rate:

600 kHz x (5 clocks (2 mul, 1 tblrdl, 1 mov))

= 3 MIPS additional work load

12.35.3 METHOD #3: SOFTWARE SCALING OF TIME BASE PERIOD

This method used software to scale just the time base period. Assuming that the dither rate is relatively slow (about 250 Hz), the application control loop should be able to compensate for the changes in PWM period and adjust the duty cycle accordingly.

12.35.4 METHOD #4: FREQUENCY MODULATION

This method varies the frequency at which the PWM cycle is varied (dithered). The frequency modulation process is similar (mathematically speaking) to Phase Modulation when analyzed over a small time window.

The PWM module has the capability to phase modulate the PWM signals via the phase offset registers. Phase modulation has the advantage that the software is simpler and faster because multiple multiply operations (used for dithering frequency by scaling period and duty cycles) are replaced with fewer additions or simple updates of phase offset values into the phase registers.

This method also has these advantages:

- 1. Multi-phase and variable phase PWM modes could still be created.
- 2. The PWM generators can still use the common time base, which simplifies determining when a "quiet time" is available for measuring current.

This method has one disadvantage: the phase modulation has to be at a relatively high update rate to achieve usable frequency spreading.

12.35.5 INDEPENDENT PWM CHANNEL DITHERING ISSUES:

Issues for multi-phase or variable phase designs using independent output dithering must consider these issues:

- 1. The phases are no longer phase aligned.
- 2. Control of current sharing among phases is more difficult.

查询"DSPIC30F2020AT-30E"供应商 12.36 EXTERNAL SYNCHRONIZATION FEATURES

In large power conversion systems, it is often desirable to be able to synchronize multiple power controllers to ensure that "beat frequencies" are not generated within the system, or as a means to ensure "quiet" periods during which current and voltage measurements can be made.

dsPIC30F202X devices (excluding 28-pin packages) have input and/or output pins that provide the capability to either synchronize the SMPS dsPIC DSC device with an external device or have external devices synchronized to the SMPS dsPIC DSC. These synchronizing features are enabled via the SYNCIEN and SYNCOEN bits in the PTCON control register in the PWM module.

The SYNCPOL bit in the PTCON register selects whether the rising edge or the falling edge of the SYNCI signal is the active edge. The SYNCPOL bit in the PTCON register also selects whether the SYNCO output pulse is low active or high active.

The SYNCSRC<2:0> bits in the PTCON register specify the source for the SYNCI signal.

If the SYNCI feature is enabled, the primary time base counter is reset when an active SYNCI edge is detected. If the SYNCO feature is enabled, an output pulse is generated when the primary time base counter rolls over at the end of a PWM cycle.

The recommended SYNCI pulse width should be more than 100 nsec. The expected SYNCO output pulse width will be approximately 100 nsec.

When using the SYNCI feature, it is recommended that the user program the period register with a period value that is slightly longer than the expected period of the external synchronization input signal. This provides protection in case the SYNCI signal is not received due to noise or external component failure. With a reasonable period value programmed into the PERIOD register, the local power conversion process should remain operational even if the global synchronization signal is not received.

12.37 TIMING EXTERNAL PWM TRIGGER EVENTS

The TRGCONx control registers provide the capability to capture the time base value of an individual PWM generator at the moment a selected external trigger signal is detected. This timing information is useful in many applications where external circuitry is monitoring current or voltage. The software may want to determine if the external trigger event occurred either too early or too late.

12.38 CPU LOAD STAGGERING

The SMPS dsPIC DSC has the ability to stagger the individual trigger comparison operations. This feature helps to level the processor's workload to minimize situations where the processor is overloaded.

Assume a situation where there are four PWM channels controlling four independent voltage outputs. Assume further that each PWM generator is operating at 1000 kHz (1 µsec period) and each control loop is operating at 125 kHz (8 µsec).

The TDIV<2:0> bits in each PWMCONx register will be set to '111', which selects that every 8th trigger comparison match will generate a trigger signal to the ADC to capture data and begin a conversion process.

If the stagger-in-time feature did not exist, all of the requests from all of the PWM trigger registers might occur at the same time. If this "pile-up" were to happen, some data sample might become stale (outdated) by the time the data for all four channels can be processed.

With the stagger-in-time feature, the trigger signals are spaced out over time (during succeeding PWM periods) so that all of the data is processed in an orderly manner.

The ROLL counter is a counter connected to the primary time base counter. The ROLL counter is incremented each time the primary time base counter reaches terminal count (period rollover).

The stagger-in-time feature is controlled by the TRGSTRT<5:0> bits in the TRGCONx registers. The TRGSTRT<5:0> bits specify the count value of the ROLL counter that must be matched before an individual trigger comparison module in each of the PWM generators can begin to count the trigger comparison events as specified by the TRGDIV<2:0> bits in the PWMCONx registers.

So, in our example with the four PWM generators, the first PWM's TRGSTRT<5:0> bits would be '000', the second PWM's TRGSTRT bits would be set to '010', the third PWM's TRGSTRT bits would be set to '100' and the fourth PWM's TRGSTRT bits would be set to '110'. Therefore, over a total of eight PWM cycles, the four separate control loops could be run each with their own 2-µsec time period.

12.39 EXTERNAL TRIGGER BLANKING

Using the LEB<9:3> bits in the LEBCONx registers, the PWM module has the capability to blank (ignore) the external current and Fault inputs for a period of 0 to 1024 nsec. This feature is useful if power transistor turn-on induced transients make current sensing difficult at the start of a PWM cycle.

查询"D	查询"DSPIC30F2020AT-30E"供应商																																														
	All Resets	0000	FFF0	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000										
	Bit 0		I		I	IUE	OSYNC	0<1:0>		I	I	I	I		I	IUE	OSYNC	0<1:0>				I	I		I	IUE	OSYNC	0<1:0>		I	I					IUE	OSYNC										
	Bit 1	<3:0>	I		I	XPRES	Ι	FLTMOD<1:0>			I	I	I			XPRES		FLTMOD<1:0>					I			XPRES		FLTMOD<1:0>								XPRES											
	Bit 2 Bit ' SEVTPS<3:0>		I	I	<1:0>	FLTPOL					1	TRGSTRT<5:0>	I	I	<1:0>	FLTPOL					I	TRGSTRT<5:0>	I		<1:0>	FLTPOL						TRGSTRT<5:0>		TRGMOD	<1:0>												
	Bit 3					1	CLDAT<1:0>	_						TRGS ⁻	1	CLDAT<1:0>	_						TRGS ⁻			CLDAT<1:0>	_						TRGS ⁻			CLDAT<1:0>											
	Bit 4	2:0>					<1:0>	FLTSRC<3:0>									<1:0>	FLTSRC<3:0>								I	<1:0>	FLTSRC<3:0>								TRGDIV<2:0>	<1:0>										
	Bit 6 Bit 5	SYNCSRC<2:0>				I	FLTDAT<1:0>	FLTSR									FLTDAT<1:0>	FLTSR								Ι	FLTDAT<1:0>	FLTSR								TR	FLTDAT<1:0>										
						<1:0>	OVRDAT<1:0>							1	9:3>	<1:0>	OVRDAT<1:0>								9:3>	DTC<1:0>	OVRDAT<1:0>								9:3>	<1:0>	OVRDAT<1:0>										
		SYNCEN				DTC<1:0>	OVRD₽	CLMOD						i	LEB<9:3>	DTC<1:0>	OVRD₽	CLMOD						1	LEB<9:3>	DTC	OVRD₽	CLMOD						1	LEB<9:3>	DTC<1:0>	OVRD ^A										
	Bit 8	SYNCOEN		MDC<15:0>		MDCS	OVRENL	CLPOL	PDC1<15:0>		DTR1<13:2>	ALTDTR1<13:2>		1		MDCS	OVRENL	CLPOL	PDC2<15:0>		DTR2<13:2>	ALTDTR2<13:2>				MDCS	OVRENL	CLPOL	PDC3<15:0>		DTR3<13:2>	ALTDTR3<13:2>				MDCS	OVRENL										
	Bit 9	SYNCPOL	<15:3>	MD	P<15:3>	ITB	OVRENH		PD	PHASE1<15:2>	ſ	ALTI		i		ITB	OVRENH		PD(PHASE2<15:2>	LD	ALT	15:3>	1		ITB	OVRENH		PD(PHASE3<15:2>	ΓG	ALT	15:3>	1		ΙТВ	OVRENH										
	Bit 10	EIPU SYNCP PTPER<15:3> SEVTCMP<15:3>	PTPER-	SEVTCM	SEVTCM	SEVTCM	TRGIEN	1:0>	<3:0>		Ч			TRIG<15:3>	1	CLLEBEN	TRGIEN	1:0>	<3:0>		Ρŀ			TRIG<15:3>	1	CLLEBEN	TRGIEN	1:0>	<3:0>		Ч			TRIG<15:3>	1	CLLEBEN	TRGIEN	1:0>									
	Bit 11	SEIEN	SEIEN				CLIEN	PMOD<1:0> CLSRC<3:0>	CLSRC						i	I	FLTLEBEN	CLIEN	PMOD<1:0>	CLSRC<3:0>	CLSRC					1	FLTLEBEN	CLIEN	PMOD<1:0>	CLSRC<3:0>						1	z	CLIEN	PMOD<1:0>								
AP	Bit 12	SESTAT				FLTIEN	POLL								PLF F	FLTIEN	POLL								PLF F	FLTIEN	POLL									FLTIEN	POLL										
ISTER M	Bit 13	PTSIDL S				TRGSTAT F	POLH	I							PLR	TRGSTAT F	POLH	I							PLR	E	POLH									TRGSTAT F	РОГН										
SMPS PWM REGISTER MAP	Bit 14	1														CLSTAT 1	L PENL	I			1	1		TRGDIV<2:0>	PHF	CLSTAT 1	PENL	I			I	I		TRGDIV<2:0>	PHF	_	PENL				I	I		TRGDIV<2:0>		CLSTAT 1	PENL
NPS P	Bit 15	PTEN				FLTSTAT	PENH	I			I	1		Ĩ	PHR	FLTSTAT	PENH	I				I		TF	PHR	FLTSTAT	PENH				I			TF		FLTSTAT	PENH										
	ADR	0400	0402	0404	0406	0408	040A	040C	040E	0410	0412	0414	0416	0418	041A	041C	041E	0420	0422	0424	0426	0428	042A	042C	042E	0430	0432	0434	0436	0438	043A	043C	043E	0440		0444	0446										
TABLE 12-4:	File Name	PTCON	PTPER	MDC	SEVTCMP	PWMCON1	IOCON1	FCLCON1	PDC1	PHASE1	DTR1	ALTDTR1	TRIG1	TRGCON1	LEBCON1	PWMCON2	IOCON2	FCLCON2	PDC2	PHASE2	DTR2	ALTDTR2	TRIG2	TRGCON2	LEBCON2	PWMCON3	IOCON3	FCLCON3	PDC3	PHASE3	DTR3	ALTDTR3	TRIG3	TRGCON3	LEBCON3	PWMCON4	IOCON4										

© 2006 Microchip Technology Inc.

杳	询'	ם"	SP		30	F2()2()A	T-30	E"供应商
<u> </u>	Ē	l	l							
	0000	0000	0000	0000	0000	0000	0000	0000	0000	
	<1:0>		I	I	I	I		I	I	
	FLTMOD<1:0>									
			-	-	-	-		-		
	FLTPOL					Ι	TRGSTRT<5:0>	Ι	Ι	
							TRG		I	
	(3:0>									
	FLTSRC<3:0>									
	FL									
							1):3>		
	CLPOL CLMODE	15:0>					i	LEB<9:3>	Ι	
	LPOL			DTR4<13:2>	ALTDTR4<13:2>		I		I	
	0	PDC4<15:0>	PHASE4<15:2>		LTDTR					
	><3:0>	ш			A	15:3>	i		I	
[D]			Ч			TRIG<15:3>	I	CLLEBEN	I	
ONTINUE	CLSRC<3:0>						1	FLTLEBEN	I	
AP (C								PLF	1	
GISTER M	1						^	PLR	I	
WM REG	Ι			Ι	Ι		TRGDIV<2:0>	PHF	I	
SMPS F	Ι							PHR	I	
4.	0448	044A	044C	044E	0450	0452	0454	0456	0458- 47F	
TABLE 12-4: SMPS PWM REGISTER MAP (CONTINUED)	FCLCON4	PDC4	PHASE4	DTR4	ALTDTR4	TRIG4	TRGCON4	LEBCON4	Reserved	

查询"DSPIC30F2020AT-30E"供应商 13.0 SPI MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface. It is useful for communicating with other peripheral devices such as EEPROMs, shift registers, display drivers and A/D converters, or other microcontrollers. It is compatible with Motorola's SPI and SIOP interfaces.

Note: The dsPIC30F1010/202X family has only one SPI module. All references to x = 2 are intended for software compatibility with other dsPIC DSC devices.

13.1 Operating Function Description

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a Status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output), and SSx (active low slave select).

In Master mode operation, SCK is a clock output, but in Slave mode, it is a clock input.

A series of eight (8) or sixteen (16) clock pulses shifts out bits from the SPIxSR to SDOx pin and simultaneously shifts in data from SDIx pin. An interrupt is generated when the transfer is complete and the corresponding interrupt flag bit (SPI1IF or SPI2IF) is set. This interrupt can be disabled through an interrupt enable bit (SPI1IE or SPI2IE).

The receive operation is double-buffered. When a complete byte is received, it is transferred from SPIxSR to SPIxBUF.

If the receive buffer is full when new data is being transferred from SPIxSR to SPIxBUF, the module will set the SPIROV bit, indicating an Overflow condition. The transfer of the data from SPIxSR to SPIxBUF will not be completed and the new data will be lost. The module will not respond to SCL transitions while SPIROV is 1, effectively disabling the module until SPIxBUF is read by user software.

Note:	If the module is used in a transmit only							
	configuration, the user application must							
	perform a read of the SPxBUF to avoid a							
	receive Overflow condition (SPIROV = 1).							

Transmit writes are also double-buffered. The user writes to SPIxBUF. When the master or slave transfer is completed, the contents of the shift register (SPIxSR) is moved to the receive buffer. If any transmit data has been written to the buffer register, the contents of the transmit buffer are moved to SPIxSR. The received data is thus placed in SPIxBUF and the transmit data in SPIxSR is ready for the next transfer.

Note: Both the transmit buffer (SPIxTXB) and the receive buffer (SPIxRXB) are mapped to the same register address, SPIxBUF.

In Master mode, the clock is generated by prescaling the system clock. Data is transmitted as soon as a value is written to SPIxBUF. The interrupt is generated at the middle of the transfer of the last bit.

In Slave mode, data is transmitted and received as external clock pulses appear on SCK. Again, the interrupt is generated when the last bit is latched. If \overline{SSx} control is enabled, then transmission and reception are enabled only when $\overline{SSx} = \text{low}$. The SDOx output will be disabled in \overline{SSx} mode with \overline{SSx} high.

The clock provided to the module is (Fosc / 2). This clock is then prescaled by the primary (PPRE<1:0>) and the secondary (SPRE<2:0>) prescale factors. The CKE bit determines whether transmit occurs on transition from active clock state to Idle clock state, or vice versa. The CKP bit selects the Idle state (high or low) for the clock.

13.1.1 WORD AND BYTE COMMUNICATION

A control bit, MODE16 (SPIxCON<10>), allows the module to communicate in either 16-bit or 8-bit mode. 16-bit operation is identical to 8-bit operation, except that the number of bits transmitted is 16 instead of 8.

The user software must disable the module prior to changing the MODE16 bit. The SPI module is reset when the MODE16 bit is changed by the user.


A basic difference between 8-bit and 16-bit operation is that the data is transmitted out of bit 7 of the SPIxSR for 8-bit operation, and data is transmitted out of bit 15 of the SPIxSR for 16-bit operation. In both modes, data is shifted into bit 0 of the SPIxSR.

13.1.2 SDOx DISABLE


A control bit, DISSDO, is provided to the SPIxCON register to allow the SDOx output to be disabled. This will allow the SPI module to be connected in an input only configuration. SDO can also be used for general purpose I/O.

查询"DSPIC30F2020AT-30E"供应商 13.2 Framed SPI Support

The module supports a basic framed SPI protocol in Master or Slave mode. The control bit FRMEN enables framed SPI support and causes the SSx pin to perform the frame synchronization pulse (FSYNC) function. The control bit SPIFSD determines whether the SSx pin is an input or an output (i.e., whether the module receives or generates the frame synchronization pulse). The frame pulse is an active high pulse for a single SPI clock cycle. When frame synchronization is enabled, the data transmission starts only on the subsequent transmit edge of the SPI clock.







查询"DSPIC30F2020AT-30E"供应商 13.3 Slave Select Synchronization

The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be configured in SPI Slave mode, with \overline{SSx} pin control enabled (SSEN = 1). When the SSx pin is low, transmission and reception are enabled, and the SDOx pin is driven. When \overline{SSx} pin goes high, the SDOx pin is no longer driven. Also, the SPI module is resynchronized, and all counters/control circuitry are reset. Therefore, when the \overline{SSx} pin is asserted low again, transmission/reception will begin at the Most Significant bit, even if \overline{SSx} had been deasserted in the middle of a transmit/receive.

13.4 SPI Operation During CPU Sleep Mode

During Sleep mode, the SPI module is shut-down. If the CPU enters Sleep mode while an SPI transaction is in progress, then the transmission and reception is aborted.

The transmitter and receiver will stop in Sleep mode. However, register contents are not affected by entering or exiting Sleep mode.

13.5 SPI Operation During CPU Idle Mode

When the device enters Idle mode, all clock sources remain functional. The SPISIDL bit (SPIxSTAT<13>) selects if the SPI module will stop or continue on Idle. If SPISIDL = 0, the module will continue to operate when the CPU enters Idle mode. If SPISIDL = 1, the module will stop when the CPU enters Idle mode.

查询"DSPI	C30F2020AT-30E"供应商
---------	--------------------

MAP	
REGISTER	
SP11	
BLE 13-1:	
Ā	

0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	
SPIRBF	PPRE0		
SPITBF	PPRE1		
	SPRE0		
	SPRE1		
	SPRE2		
1	MSTEN		
SPIROV	CKP	Buffer	
	SSEN	d Receive	
	CKE	ansmit an	
	SMP	Tr	
I	MODE 16		
	DISSDO		
Ι			
SPISIDL	SPIFSD		
	FRMEN		
SPIEN	—		d Poor loi
0240	0242	0244	
SPI1STAT	SPI1CON	SPI1BUF	I occurd:
	SPIROV	SPISIDL <	SPISIDL SPIROV

Legend: u = uninitialized bit

Note: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

查询"DSPIC30F2020AT-30E"供应商 14.0 I²C™ MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

This module offers the following key features:

- I²C interface supporting both Master and Slave operation.
- I²C Slave mode supports 7 and 10-bit address
- I²C Master mode supports 7 and 10-bit address
- I²C port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports Multi-Master operation; detects bus collision and will arbitrate accordingly.

14.1 Operating Function Description

The hardware fully implements all the master and slave functions of the l^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

Thus, the I^2C module can operate either as a slave or a master on an I^2C bus.

14.1.1 VARIOUS I²C MODES


The following types of I^2C operation are supported:

- I²C Slave operation with 7 or 10-bit address
- I²C Master operation with 7 or 10-bit address

See the I²C programmer's model in Figure 14-1.

14.1.2 PIN CONFIGURATION IN I²C MODE

 ${\rm I}^2{\rm C}$ has a 2-pin interface; pin SCL is clock and pin SDA is data.



14.1.3 I²C REGISTERS

I2CCON and I2CSTAT are Control and Status registers, respectively. The I2CCON register is readable and writable. The lower 6 bits of I2CSTAT are read-only. The remaining bits of the I2CSTAT are read/write.


I2CRSR is the shift register used for shifting data, whereas I2CRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CRCV is the receive buffer, as shown in Figure 16-1. I2CTRN is the transmit register to which bytes are written during a transmit operation, as shown in Figure 16-2. The I2CADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CRSR and I2CRCV together form a double-buffered receiver. When I2CRSR receives a complete byte, it is transferred to I2CRCV and an interrupt pulse is generated. During transmission, the I2CTRN is not double-buffered.

Note: Following a Restart condition in 10-bit mode, the user only needs to match the first 7-bit address.

© 2006 Microchip Technology Inc.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 14-2: I²C™BLOCK DIAGRAM



查询"DSPIC30F2020AT-30E"供应商 14.2 I²C Module Addresses

The I2CADD register contains the Slave mode addresses. The register is a 10-bit register.

If the A10M bit (I2CCON<10>) is '0', the address is interpreted by the module as a 7-bit address. When an address is received, it is compared to the 7 Least Significant bits of the I2CADD register.

If the A10M bit is '1', the address is assumed to be a 10-bit address. When an address is received, it will be compared with the binary value '1 1 1 1 0 A9 A8' (where A9, A8 are two Most Significant bits of I2CADD). If that value matches, the next address will be compared with the Least Significant 8 bits of I2CADD, as specified in the 10-bit addressing protocol.

14.3 I²C 7-bit Slave Mode Operation

Once enabled (I2CEN = 1), the slave module will wait for a Start bit to occur (i.e., the I²C module is 'Idle'). Following the detection of a Start bit, 8 bits are shifted into I2CRSR and the address is compared against I2CADD. In 7-bit mode (A10M = 0), bits I2CADD<6:0> are compared against I2CRSR<7:1> and I2CRSR<0> is the R_W bit. All incoming bits are sampled on the rising edge of SCL.

If an address match occurs, an acknowledgement will be sent, and the slave event interrupt flag (SI2CIF) is set on the falling edge of the ninth (\overline{ACK}) bit. The address match does not affect the contents of the I2CRCV buffer or the RBF bit.

14.3.1 SLAVE TRANSMISSION

If the R_W bit received is a '1', then the serial port will go into Transmit mode. It will send ACK on the ninth bit and then hold SCL to '0' until the CPU responds by writing to I2CTRN. SCL is released by setting the SCLREL bit, and 8 bits of data are shifted out. Data bits are shifted out on the falling edge of SCL, such that SDA is valid during SCL high (see timing diagram). The interrupt pulse is sent on the falling edge of the ninth clock pulse, regardless of the status of the ACK received from the master.

14.3.2 SLAVE RECEPTION

If the R_W bit received is a '0' during an address match, then Receive mode is initiated. Incoming bits are sampled on the rising edge of SCL. After 8 bits are received, if I2CRCV is not full or I2COV is not set, I2CRSR is transferred to I2CRCV. ACK is sent on the ninth clock.

If the RBF flag is set, indicating that I2CRCV is still holding data from a previous operation (RBF = 1), then \overline{ACK} is not sent; however, the interrupt pulse is generated. In the case of an overflow, the contents of the I2CRSR are not loaded into the I2CRCV.

Note:	The I2CRCV will be loaded if the I2COV								
	bit = 1 and the RBF flag = 0 . In this case,								
	a read of the I2CRCV was performed, but								
	the user did not clear the state of the								
	I2COV bit before the next receive								
	occurred. The acknowledgement is not								
	sent $(\overline{ACK} = 1)$ and the I2CRCV is								
	updated.								

14.4 I²C 10-bit Slave Mode Operation

In 10-bit mode, the basic receive and transmit operations are the same as in the 7-bit mode. However, the criteria for address match is more complex.

The I^2C specification dictates that a slave must be addressed for a write operation, with two address bytes following a Start bit.

The A10M bit is a control bit that signifies that the address in I2CADD is a 10-bit address rather than a 7-bit address. The address detection protocol for the first byte of a message address is identical for 7-bit and 10-bit messages, but the bits being compared are different.

I2CADD holds the entire 10-bit address. Upon receiving an address following a Start bit, I2CRSR <7:3> is compared against a literal '11110' (the default 10-bit address) and I2CRSR<2:1> are compared against I2CADD<9:8>. If a match occurs and if $R_W = 0$, the interrupt pulse is sent. The ADD10 bit will be cleared to indicate a partial address match. If a match fails or $R_W = 1$, the ADD10 bit is cleared and the module returns to the Idle state.

The low byte of the address is then received and compared with I2CADD<7:0>. If an address match occurs, the interrupt pulse is generated and the ADD10 bit is set, indicating a complete 10-bit address match. If an address match did not occur, the ADD10 bit is cleared and the module returns to the Idle state.

14.4.1 10-BIT MODE SLAVE TRANSMISSION

Once a slave is addressed in this fashion, with the full 10-bit address (we will refer to this state as "PRIOR_ADDR_MATCH"), the master can begin sending data bytes for a slave reception operation.

14.4.2 10-BIT MODE SLAVE RECEPTION

Once addressed, the master can generate a Repeated Start, reset the high byte of the address and set the R_W bit without generating a Stop bit, thus initiating a slave transmit operation.

查询"DSPIC30F2020AT-30E"供应商 14.5 Automatic Clock Stretch

In the Slave modes, the module can synchronize buffer reads and write to the master device by clock stretching.

14.5.1 TRANSMIT CLOCK STRETCHING

Both 10-bit and 7-bit Transmit modes implement clock stretching by asserting the SCLREL bit after the falling edge of the ninth clock if the TBF bit is cleared, indicating the buffer is empty.

In Slave Transmit modes, clock stretching is always performed, irrespective of the STREN bit.

Clock synchronization takes place following the ninth clock of the transmit sequence. If the device samples an ACK on the falling edge of the ninth clock, and if the TBF bit is still clear, then the SCLREL bit is automatically cleared. The SCLREL being cleared to '0' will assert the SCL line low. The user's ISR must set the SCLREL bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the I2CTRN before the master device can initiate another transmit sequence.

- Note 1: If the user loads the contents of I2CTRN, setting the TBF bit before the falling edge of the ninth clock, the SCLREL bit will not be cleared and clock stretching will not occur.
 - **2:** The SCLREL bit can be set in software, regardless of the state of the TBF bit.

14.5.2 RECEIVE CLOCK STRETCHING

The STREN bit in the I2CCON register can be used to enable clock stretching in Slave Receive mode. When the STREN bit is set, the SCL pin will be held low at the end of each data receive sequence.

14.5.3 CLOCK STRETCHING DURING 7-BIT ADDRESSING (STREN = 1)

When the STREN bit is set in Slave Receive mode, the SCL line is held low when the buffer register is full. The method for stretching the SCL output is the same for both 7 and 10-bit Addressing modes.

Clock stretching takes place following the ninth clock of the receive sequence. On the falling edge of the ninth clock at the end of the ACK sequence, if the RBF bit is set, the SCLREL bit is automatically cleared, forcing the SCL output to be held low. The user's ISR must set the SCLREL bit before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the I2CRCV before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring.

- Note 1: If the user reads the contents of the I2CRCV, clearing the RBF bit before the falling edge of the ninth clock, the SCLREL bit will not be cleared and clock stretching will not occur.
 - 2: The SCLREL bit can be set in software, regardless of the state of the RBF bit. The user should be careful to clear the RBF bit in the ISR before the next receive sequence in order to prevent an Overflow condition.

14.5.4 CLOCK STRETCHING DURING 10-BIT ADDRESSING (STREN = 1)

Clock stretching takes place automatically during the addressing sequence. Because this module has a register for the entire address, it is not necessary for the protocol to wait for the address to be updated.

After the address phase is complete, clock stretching will occur on each data receive or transmit sequence as was described earlier.

14.6 Software Controlled Clock Stretching (STREN = 1)

When the STREN bit is '1', the SCLREL bit may be cleared by software to allow software to control the clock stretching. The logic will synchronize writes to the SCLREL bit with the SCL clock. Clearing the SCLREL bit will not assert the SCL output until the module detects a falling edge on the SCL output and SCL is sampled low. If the SCLREL bit is cleared by the user while the SCL line has been sampled low, the SCL output will be asserted (held low). The SCL output will remain low until the SCLREL bit is set, and all other devices on the I²C bus have deasserted SCL. This ensures that a write to the SCLREL bit will not violate the minimum high time requirement for SCL.

If the STREN bit is '0', a software write to the SCLREL bit will be disregarded and have no effect on the SCLREL bit.

14.7 Interrupts

The I^2C module generates two interrupt flags, MI2CIF (I^2C Master Interrupt Flag) and SI2CIF (I^2C Slave Interrupt Flag). The MI2CIF interrupt flag is activated on completion of a master message event. The SI2CIF interrupt flag is activated on detection of a message directed to the slave.

查询"DSPIC30F2020AT-30E"供应商 14.8 Slope Control

The I²C standard requires slope control on the SDA and SCL signals for Fast mode (400 kHz). The control bit, DISSLW, enables the user to disable slew rate control, if desired. It is necessary to disable the slew rate control for 1 MHz mode.

14.9 IPMI Support

The control bit IPMIEN enables the module to support Intelligent Peripheral Management Interface (IPMI). When this bit is set, the module accepts and acts upon all addresses.

14.10 General Call Address Support

The general call address can address all devices. When this address is used, all devices should, in theory, respond with an acknowledgement.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R_W = 0.

The general call address is recognized when the General Call Enable (GCEN) bit is set (I2CCON<15> = 1). Following a Start bit detection, 8 bits are shifted into I2CRSR and the address is compared with I2CADD, and is also compared with the general call address which is fixed in hardware.

If a general call address match occurs, the I2CRSR is transferred to the I2CRCV after the eighth clock, the RBF flag is set, and, on the falling edge of the ninth bit (ACK bit), the master event interrupt flag (MI2CIF) is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the I2CRCV to determine if the address was device specific, or a general call address.

14.11 I²C Master Support

As a Master device, six operations are supported.

- Assert a Start condition on SDA and SCL.
- Assert a Restart condition on SDA and SCL.
- Write to the I2CTRN register initiating transmission of data/address.
- Generate a Stop condition on SDA and SCL.
- Configure the I²C port to receive data.
- Generate an ACK condition at the end of a received byte of data.

14.12 I²C Master Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case, the data direction bit (R_W) is logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an ACK bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the data direction bit. In this case, the data direction bit (R_W) is logic 1. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an ACK bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

14.12.1 I²C MASTER TRANSMISSION

Transmission of a data byte, a 7-bit address, or the second half of a 10-bit address is accomplished by simply writing a value to I2CTRN register. The user should only write to I2CTRN when the module is in a WAIT state. This action will set the Buffer Full Flag (TBF) and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. The Transmit Status Flag, TRSTAT (I2CSTAT<14>), indicates that a master transmit is in progress.

14.12.2 I²C MASTER RECEPTION

Master mode reception is enabled by programming the receive enable (RCEN) bit (I2CCON<11>). The I²C module must be Idle before the RCEN bit is set, otherwise the RCEN bit will be disregarded. The Baud Rate Generator begins counting, and, on each rollover, the state of the SCL pin toggles, and data is shifted in to the I2CRSR on the rising edge of each clock.

查询"DSPIC30F2020AT-30E"供应商 14.12.3 BAUD RATE GENERATOR

In I²C Master mode, the reload value for the BRG is located in the I2CBRG register. When the BRG is loaded with this value, the BRG counts down to '0' and stops until another reload has taken place. If clock arbitration is taking place, for instance, the BRG is reloaded when the SCL pin is sampled high.

As per the I²C standard, FSCK may be 100 kHz or 400 kHz. However, the user can specify any baud rate up to 1 MHz. I2CBRG values of '0' or '1' are illegal.

EQUATION 14-1: I2CBRG VALUE

 $I2CBRG = \left(\frac{Fcy}{Fscl} - \frac{Fcy}{1,111,111}\right) - 1$

14.12.4 CLOCK ARBITRATION

Clock arbitration occurs when the master deasserts the SCL pin (SCL allowed to float high) during any receive, transmit or Restart/Stop condition. When the SCL pin is allowed to float high, the Baud Rate Generator is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of I2CBRG and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device.

14.12.5 MULTI-MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master operation support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high while another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the MI2CIF pulse and reset the master portion of the I^2C port to its Idle state.

If a transmit was in progress when the bus collision occurred, the transmission is halted, the TBF flag is cleared, the SDA and SCL lines are deasserted, and a value can now be written to I2CTRN. When the user services the I^2C master event Interrupt Service Routine, if the I^2C bus is free (i.e., the P bit is set) the user can resume communication by asserting a Start condition.

If a Start, Restart, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted, and the respective control bits in the I2CCON register are cleared to '0'. When the user services the bus collision Interrupt Service Routine, and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The Master will continue to monitor the SDA and SCL pins and, if a Stop condition occurs, the MI2CIF bit will be set.

A write to the I2CTRN will start the transmission of data at the first data bit, regardless of where the transmitter left off when bus collision occurred.

In a Multi-Master environment, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the I2CSTAT register, or the bus is Idle and the S and P bits are cleared.

14.13 I²C Module Operation During CPU Sleep and Idle Modes

14.13.1 I²C OPERATION DURING CPU SLEEP MODE

When the device enters Sleep mode, all clock sources to the module are shutdown and stay at logic '0'. If Sleep occurs in the middle of a transmission, and the state machine is partially into a transmission as the clocks stop, then the transmission is aborted. Similarly, if Sleep occurs in the middle of a reception, then the reception is aborted.

14.13.2 I²C OPERATION DURING CPU IDLE MODE

For the I²C, the I2CSIDL bit selects if the module will stop on Idle or continue on Idle. If I2CSIDL = 0, the module will continue operation on assertion of the Idle mode. If I2CSIDL = 1, the module will stop on Idle.

EGISTER MAP	
I²C™ R	
TABLE 14-1:	

"[DS	P۱	<u>,</u> 3	٥F	20 [.]	20	Δт	-30E"供应商
					_			-30℃ 洪应同
	Reset State	0000 0000 0000 0000	0000 0000 1111 1111	0000 0000 0000 0000	0001 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	
	Rese	0000	0000	0000	0000	0000	0000	
		0000	0000	0000	0001	0000	0000	
	Bit 0				SEN	TBF		
	Bit 1				RSEN	RBF		
	Bit 2				PEN	R_W		
	Bit 3	egister	tegister	ator	RCEN	S		
	Bit 4	Receive Register	Transmit Register	Baud Rate Generator	ACKEN	Р	egister	
	Bit 5		μ	Baud R	ACKDT	$D_{-}A$	Address Register	t fields.
	Bit 6			STREN	I2COV		gister bi	
	Bit 7				GCEN	IWCOL		ins of re
	Bit 8				SMEN	ADD10		escriptio
	Bit 9				DISSLW	GCSTAT		46) for d
	Bit 10							(DS700
	Bit 11				IPMIEN			lanual" (
	Bit 12				I2CSIDL SCLREL			srence M
	Bit 13			-	I2CSIDL			nily Refe
	Bit 14					TRSTAT	-	30F Far
	Bit 15				I2CEN	ACKSTAT		Note: Refer to the " <i>dsPIC30F Family Reference Manual"</i> (DS70046) for descriptions of register bit fields.
	Addr.	0200	0202	0204	0206	0208	020A	efer to tl
IADLE	SFR Name Addr.	I2CRCV	I2CTRN	12CBRG	12CCON	I2CSTAT	12CADD	Note: Re

查询

查询"DSPIC30F2020AT-30E"供应商 NOTES:

查询"DSPIC30F2020AT-30E"供应商 15.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART) MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC30F1010/202X device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also includes an IrDA encoder and decoder.

The primary features of the UART module are:


- Full-Duplex 8 or 9-bit Data Transmission through the U1TX and U1RX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Fully Integrated Baud Rate Generator with 16-bit Prescaler

- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 15-1. The UART module consists of these key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 15-1: UART SIMPLIFIED BLOCK DIAGRAM



查询"DSPIC30F2020AT-30E"供应商 15.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator. The U1BRG register controls the period of a free-running 16-bit timer. Equation 15-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 15-1: UART BAUD RATE WITH BRGH = $0^{(1,2)}$

Baud Rate =
$$\frac{FCY}{16 \cdot (U1BRG + 1)}$$

U1BRG = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note 1: FCY denotes the instruction cycle clock frequency (FOSC/2).

2: Based on TCY = 2/FOSC, PLL are disabled.

Example 15-1 shows the calculation of the baud rate error for the following conditions:

- FCY = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for U1BRG = 0), and the minimum baud rate possible is FCY/(16 * 65536).

Equation 15-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 15-2: UART BAUD RATE WITH BRGH = $1^{(1,2)}$

Baud Rate =	FCY 4 • (U1BRG + 1)
U1BRG =	FCY 4 • Baud Rate - 1
Note 1: FCY denote frequency.	es the instruction cycle clock
2: Based on T disabled.	CY = 2/FOSC, PLL are
he maximum baud rate	e (BRGH = 1) possible is Fcy/4

The maximum baud rate (BRGH = 1) possible is FCY/4 (for U1BRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the U1BRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 15-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

Desired Baud Rate	=	FCY/(16 (U1BRG + 1))									
Solving for U1BRG va	alue										
U1BRG U1BRG U1BRG	=	((FCY/Desired Baud Rate)/16) – 1 ((4000000/9600)/16) – 1 25									
Calculated Baud Rate	=	4000000/(16 (25 + 1)) 9615									
Error	=	(Calculated Baud Rate – Desired Baud Rate) Desired Baud Rate (9615 – 9600)/9600 0.16%									
Note 1: Based or	Note 1: Based on Tcy = 2/Fosc, PLL are disabled.										

查询"DSPIC30F2020AT-30E"供应商 15.2 Transmitting in 8-bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the U1BRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write data byte to lower byte of TXxREG word. The value will be immediately transferred to the Transmit Shift Register (TSR), and the serial bit stream will start shifting out with next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

15.3 Transmitting in 9-bit Data Mode

- 1. Set up the UART (as described in **Section 15.2** "**Transmitting in 8-bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write TXxREG as a 16-bit value only.
- 5. A word write to TXxREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

15.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK sets up the Break character,
- 3. Load the TXxREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to TXxREG loads Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

15.5 Receiving in 8-bit or 9-bit Data Mode

- 1. Set up the UART (as described in **Section 15.2** "**Transmitting in 8-bit Data Mode**").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read RXxREG.

The act of reading the RXxREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

15.6 Built-in IrDA Encoder and Decoder

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit U1MODE<12>. When enabled (IREN = 1), the receive pin (U1RX) acts as the input from the infrared receiver. The transmit pin (U1TX) acts as the output to the infrared transmitter.

15.7 Alternate UART I/O Pins

An alternate set of I/O pins, U1ATX and U1ARX can be used for communications. The alternate UART pins are useful when the primary UART pins are shared by other peripherals. The alternate I/O pins are enabled by setting the ALTIO bit in the UxMODE register. If ALTIO = 1, the U1ATX and U1ARX pins are used by the UART module, instead of the U1TX and U1RX pins. If ALTIO = 0, the U1TX and U1RX pins are used by the UART module.

查询"DSPIC30F2020AT-30E"供应商 REGISTER 15-1: U1MODE: UART1 MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0						
UARTEN	-	USIDL	IREN	-	ALTIO	-	_						
bit 15							bit 8						
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL						
bit 7							bit 0						
Legend:		U = Unimplen											
R = Readable		W = Writable		HC = Hardwa		HS = Hardwa							
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown						
bit 15		ART1 Enable bi		a controlled by		nod by UEN 44	0.						
	 1 = UART1 is enabled; all UART1 pins are controlled by UART1 as defined by UEN<1:0> 0 = UART1 is disabled; all UART1 pins are controlled by PORT latches; UART1 power consumption 												
	minimal		- 1										
bit 14	•	nted: Read as '											
bit 13	•	in Idle Mode bi		daviaa antara l	dla mada								
		nue module ope e module opera			die mode								
bit 12		Encoder and De											
	1 = IrDA end	coder and deco	der enabled										
	0 = IrDA end	coder and deco	der disabled										
	Note: T	his feature is o	nly available f	or the 16x BR	G mode (BRGH	= 0).							
bit 11	Unimplemer	nted: Read as '	0'										
bit 10		T Alternate I/O											
		ommunicates us ommunicates us											
bit 9-8		nted: Read as '		u U I KA 1/O pii	15.								
bit 7	-	e-up on Start bi		a Sleen Mode	Enable bit								
Dit 7		-		•		on falling edge, t	nit cleared in						
		e on following r		no cpin, inton	apt generated e	, i iainig oago, i							
	0 = No wake												
bit 6	LPBACK: U	ART1 Loopback	Mode Select	t bit									
	1 = Enable Loopback mode 0 = Loopback mode is disabled												
5 C .													
bit 5		to-Baud Enable		o novit chorod		contion of a Su	no field (FFb)						
		in hardware up			lei – requires re	eception of a Syl	nc neia (55n),						
		te measuremen											
bit 4	RXINV: Rece	eive Polarity Inv	ersion bit										
	1 = U1RX I	dle state is '0'											
		lle state is '1'											
bit 3	-	Baud Rate Ena											
					ock, High-Speed								
	U = BKG gel	nerates 16 CIOC	ks per bit peri	ou (Tox Baud	Clock, Standard	i mode)							

查询"DSPIC30F2020AT-30E"供应商

REGISTER 15-1: U1MODE: UART1 MODE REGISTER

- bit 2-1 PDSEL1:PDSEL0: Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit

查询"DSPIC30F2020AT-30E"供应商

REGISTER 15-2: U1STA: UART1 STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
UTXISEL1	UTXINV ⁽¹⁾	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit C
Legend:		U = Unimplem	ented bit, rea	d as '0'			
R = Readable	bit	W = Writable b	bit	HS =Hardwa	re Set	HC = Hardwa	are Cleared
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15, 13	 11 = Reserve 10 = Interrup transmit 01 = Interrup operatio 00 = Interrupt 	buffer become t when the last ons are complet	cter is transfe s empty character is s ed ter is transferi	rred to the Tra hifted out of th red to the Trar	lection bits nsmit Shift Regi e Transmit Shif nsmit Shift Regis	t Register; all tr	ansmit
bit 14	UTXINV: IrDA 1 = IrDA enc 0 = IrDA enc Note 1: V:	A Encoder Tran oded U1TX idle oded U1TX idle	smit Polarity I state is '1' state is '0' affects the tra	nversion bit ⁽¹⁾	ies of the modu	ile when the Iri	DA encoder is
bit 12		ted: Read as '					
bit 11	-	ansmit Break bi					
bit 10	 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission disabled or completed UTXEN: Transmit Enable bit 						
	1 = Transmit	enabled, U1TX	pin controlled		ed and buffer is	reset. U1TX pir	n controlled by
bit 9	1 = Transmit		·	• •	er can be writte	n	
bit 8	1 = Transmit complete	ed)	s empty and t	ransmit buffer	is empty (the la		n has
bit 7-6		RXISEL0: Rec				1	
	11 = Interrup 10 = Interrup 0x =Interrupt	ot is set on RSR ot is set on RSR	transfer, mak transfer, mak character is r	king the receive king the receive received and tr	e buffer full (i.e. e buffer 3/4 full ansferred from	(i.e., has 3 data	a characters)
bit 5	1 = Address	ress Character Detect mode e Detect mode di	nabled. If 9-bi		data = 1) selected, this do	es not take effe	ect.

查询"DSPIC30F2020AT-30E"供应商 REGISTER 15-2: U1STA: UART1 STATUS AND CONTROL REGISTER

bit 4	RIDLE: Receiver Idle bit (Read-Only) 1 = Receiver is Idle 0 = Receiver is active
bit 3	 PERR: Parity Error Status bit (Read-Only) 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	 FERR: Framing Error Status bit (Read-Only) 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	 OERR: Receive Buffer Overrun Error Status bit (Read/Clear-Only) 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the RSR to the empty state)
bit 0	 URXDA: Receive Buffer Data Available bit (Read-Only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

查询"DSPIC30F2020AT-30E"供应商

٩	
MAI	
TER	
GIS	
L R E	
JART	
5-7	

TABLE 1

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 15 Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 Bit 8	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	0220 UARTEN	1	NSIDL	IREN	I	ALTIO	1	I	WAKE	LPBACK ABAUD RXINV BRGH	ABAUD	RXINV	BRGH	PDSEL	PDSEL<1:0>	STSEL	0000
U1STA	0222	UTXISEL1 UTXINV UTXISEL0	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	UTXBRK UTXEN UTXBF TRMT URXISEL<1:0> ADDEN	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224			I		Ι						UARTT	UART Transmit Register	jister				XXXX
U1RXREG	0226			I		I						UART F	UART Receive Register	ister				0000
U1BRG	0228							Bauc	d Rate Gen	Baud Rate Generator Prescaler	ller							0000
∠egend: >	x = unk	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	n Reset, -	= unimpler	nented, re	ad as '0'. R€	set values	s are showr	ו in hexad	∋cimal.								

查询"DSPIC30F2020AT-30E"供应商

16.0 10-BIT 2 MSPS ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The dsPIC30F1010/202X devices provide high-speed successive approximation analog to digital conversions to support applications such as AC/DC and DC/DC power converters.

16.1 Features

- 10-bit resolution
- Uni-polar Inputs
- Up to 12 input channels
- ±1 LSB accuracy
- Single supply operation
- 2000 ksps conversion rate at 5V
- 1000 ksps conversion rate at 3.0V
- Low power CMOS technology

16.2 Description

This ADC module is designed for applications that require low latency between the request for conversion and the resultant output data. Typical applications include:

- AC/DC power supplies
- DC/DC converters
- Power factor Correction

This ADC works with the Power Supply PWM module in power control applications that require high-frequency control loops. This module can sample and convert two analog inputs in one microsecond. The one microsecond conversion delay reduces the "phase lag" between measurement and control system response.

Up to 4 inputs may be sampled at a time, and up to 12 inputs may request conversion at a time. If multiple inputs request conversion, the ADC will convert them in a sequential manner starting with the lowest order input.

This ADC design provides each pair of analog inputs (AN1,AN0), (AN3,AN2), ..., the ability to specify its own trigger source out of a maximum of sixteen different trigger sources. This capability allows this ADC to sample and convert analog inputs that are associated with PWM generators operating on independent time bases.

There is no operation during Sleep mode. The user applications typically require synchronization between analog data sampling and PWM output to the application circuit. The very high speed operation of this ADC module allows "data on demand". In addition, several hardware features have been added to the peripheral interface to improve real-time performance in a typical DSP based application.

- 1. Result alignment options
- 2. Automated sampling
- 3. External conversion start control

A block diagram of the ADC module is shown in Figure 16-1.

16.3 Module Functionality

The 10-bit 2 Msps ADC is designed to support power conversion applications when used with the Power Supply PWM module. The 10-bit 2 Msps ADC samples up to N (N \leq 12) inputs at a time and then converts two sampled inputs at a time. The quantity of sample and hold circuits is determined by a device's requirements. The10-Bit 2 Msps ADC produces two 10-bit conversion results in 1 microsecond.

The ADC module supports up to 12 analog inputs. The sampled inputs are connected, via multiplexers, to the converter.

The analog reference voltage is defined as the device supply voltage (AVDD / AVSS).

The A/D module uses these Control and Status registers:


- A/D Control Register (ADCON)
- A/D Status Register (ADSTAT)
- A/D Base Register (ADBASE)(1)
- A/D Port Configuration Register (ADPCFG)
- A/D Convert Pair Control Register #0 (ADCPC0)
- A/D Convert Pair Control Register #1 (ADCPC1)
- A/D Convert Pair Control Register #2 (ADCPC2)

The ADCON register controls the operation of the ADC module. The ADSTAT register displays the status of the conversion processes. The ADPCFG registers configure the port pins as analog inputs or as digital I/O. The CPC registers control the triggering of the ADC conversions. (See Register 16-1 through Register 16-7 for detailed bit configurations.)

Note: A unique feature of the ADC module is its ability to sample inputs in an asynchronous manner. Individual sample and hold circuits can be triggered independently of each other.

Note: The PLL must be enabled for the ADC module to function. This is achieved by using the FNOSC<1:0> bits in the FOSCSEL Configuration register.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 16-1: ADC BLOCK DIAGRAM



		ONTROL REC	•	•			
R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W
ADON		ADSIDL	—	—	GSWTRG		FOR
bit 15							
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-1	R/W
EIE	ORDER	SEQSAMP	—			ADCS<2:0>	
bit 7							
Legend:							
R = Readabl	e bit	W = Writable I	oit	U = Unimple	emented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unk	nown
bit 15 bit 14	1 = A/D cont0 = A/D cont	Dperating Mode verter module is verter is off t ed: Read as '0	soperating				
bit 13	-	p in Idle Mode k					
	1 = Disconti	nue module ope e module opera	eration when a		dle mode		
bit 12-11	Unimplemen	ted: Read as 'd)'				
bit 10	When this bit CPCx registe	rs. This bit mus	er, it will trigge		if selected by th r to initiating and		
	bit is not auto	-clearing).		,			990. (
bit 9		-clearing). I ted: Read as 'd		,			330. (
bit 9 bit 8	Unimplemen FORM: Data	t ed: Read as 'd Output Format	,' bit				3301 (
	Unimplemen FORM: Data	ted: Read as 'o)' bit 1 dddd dd00	0 0000)			990. (e.
	Unimplemen FORM: Data 1 = Fractiona 0 = Integer	nted: Read as 'o Output Format I (Dout = dddo	,' bit 1 dddd ddo(00dd dddd	0 0000)			990 (
bit 8	Unimplemen FORM: Data 1 = Fractiona 0 = Integer EIE: Early Int 1 = Interrupt i 0 = Interrupt i	ted: Read as 'C Output Format I (DOUT = dddd (DOUT = 0000 errupt Enable b is generated aft is generated aft)' bit d ddd ddoo 00dd dddd it er first conver er second cor	0 0000) dddd) sion is comple iversion is cor		ADON = 0).	990 (
bit 8	Unimplemen FORM: Data 1 = Fractiona 0 = Integer EIE: Early Int 1 = Interrupt i 0 = Interrupt i Note: T	ted: Read as 'C Output Format I (DOUT = dddd (DOUT = 0000 errupt Enable b is generated aft is generated aft	, bit d ddd ddo 00dd dddd it er first conver er second cor an only be cha	0 0000) dddd) sion is comple iversion is cor	npleted	ADON = 0).	990 (
bit 8 bit 7	Unimplement FORM: Data 1 = Fractiona 0 = Integer EIE: Early Int 1 = Interrupt i 0 = Interrupt i Note: T ORDER: Con 1 = Odd num 0 = Even num	ted: Read as 'C Output Format I (DOUT = dddd (DOUT = 0000 errupt Enable b is generated aft is generated aft his control bit ca oversion Order b bered analog in nbered analog in	bit d dddd ddoo 00dd dddd it er first conver er second cor an only be cha bit put is convert nput is convert	o 0000) dddd) sion is comple aversion is cor anged while A ed first, follow ted first, follow	npleted	n of even num on of odd num	bered inj
bit 8 bit 7	Unimplement FORM: Data 1 = Fractiona 0 = Integer EIE: Early Int 1 = Interrupt i 0 = Interrupt i Note: T ORDER: Con 1 = Odd num 0 = Even num Note: T SEQSAMP: S 1 = Shared S the share 0 = Shared S currently	ted: Read as 'C Output Format I (DOUT = dddd (DOUT = 0000 errupt Enable b is generated aft his control bit ca hversion Order b bered analog in hbered analog in hbered analog in This control bit c Sequential Sam &H is sampled ed S&H is samp &H is sampled busy with an ex	bit d dddd ddod 00dd dddd it er first conver er second cor an only be cha bit put is conver an only be ch ple Enable. at the start of led at the star at the same tik kisting conver	o 0000) dddd) sion is completiversion is completiversion is completiversion is completiversion is completived first, follow ted first, follow ted first, follow anged while A the second completive first completive the first completive dedication process.	npleted DC is disabled (<i>i</i> ed by conversion ved by conversion .DC is disabled (nversion if ORD	n of even num on of odd num (ADON = 0). PER = 0. If OR pled if the shar H is busy at th	bered inp bered inp DER = 1 red S&H ne time th
bit 8 bit 7 bit 6	Unimplement FORM: Data 1 = Fractiona 0 = Integer EIE: Early Int 1 = Interrupt i 0 = Interrupt i Note: T ORDER: Con 1 = Odd num 0 = Even num Note: T SEQSAMP: S 1 = Shared S the share 0 = Shared S currently dedicated cycle	ted: Read as 'C Output Format I (DOUT = dddd (DOUT = 0000 errupt Enable b is generated aft his control bit ca hversion Order b bered analog in hbered analog in hbered analog in This control bit c Sequential Sam &H is sampled ed S&H is samp &H is sampled busy with an ex	bit d dddd ddoo oodd dddd it er first conver er second cor an only be cha bit put is conver an only be ch ple Enable. at the start of led at the start at the same tik kisting conver ed, then the s	o 0000) dddd) sion is completiversion is completiversion is completiversion is completiversion is completived first, follow ted first, follow ted first, follow anged while A the second completive first completive the first completive dedication process.	npleted DC is disabled (<i>i</i> ed by conversion ved by conversion .DC is disabled (nversion if ORD onversion. ted S&H is samp If the shared S&	n of even num on of odd num (ADON = 0). PER = 0. If OR pled if the shar H is busy at th	bered inp bered inp DER = 1 red S&H ne time th
bit 8 bit 7 bit 6 bit 5	Unimplement FORM: Data 1 = Fractiona 0 = Integer EIE: Early Int 1 = Interrupt i 0 = Interrupt i Note: T ORDER: Con 1 = Odd num 0 = Even num Note: T SEQSAMP: S 1 = Shared S the shared 0 = Shared S currently dedicated cycle	ted: Read as 'C Output Format I (DOUT = dddd (DOUT = 0000 errupt Enable b is generated aft is generated aft his control bit ca version Order b bered analog in hered analog in hered analog is chis control bit c Sequential Sam &H is sampled ed S&H is samp &H is sampled busy with an ex d S&H is sampled	bit d dddd ddoo oodd dddd it er first conver er second cor an only be cha bit put is conver an only be ch ple Enable. at the start of led at the start at the same tii kisting conver ed, then the s	o 0000) dddd) sion is completiversion is completiversion is completive anged while A ed first, follow ted first, follow anged while A the second co t of the first co me the dedica sion process. shared S&H w	npleted DC is disabled (<i>i</i> ed by conversion ved by conversion .DC is disabled (nversion if ORD onversion. ted S&H is samp If the shared S&	n of even num on of odd num (ADON = 0). PER = 0. If OR pled if the shar H is busy at th	bered inp bered inp DER = 1 red S&H ne time th
bit 8 bit 7 bit 6 bit 5 bit 4-3	Unimplement FORM: Data 1 = Fractiona 0 = Integer EIE: Early Int 1 = Interrupt i 0 = Interrupt i Note: TI ORDER: Con 1 = Odd num 0 = Even num Note: TI SEQSAMP: S 1 = Shared S the share 0 = Shared S currently dedicated cycle	ted: Read as 'c Output Format I (DOUT = dddd (DOUT = 0000 errupt Enable b is generated aft is generated aft his control bit ca version Order t bered analog in hered analog in hered analog is chis control bit c Sequential Sam &H is sampled ad S&H is sampled busy with an ex d S&H is sampled busy with an ex	bit d dddd dddo 00dd dddd it er first conver er second cor an only be cha bit put is conver an only be ch ple Enable. at the start of led at the start at the same tik kisting conver ed, then the se of clock Selec	o 0000) dddd) sion is completiversion is completiversion is completive anged while A ed first, follow ted first, follow anged while A the second co t of the first co me the dedica sion process. shared S&H w	npleted DC is disabled (<i>i</i> ed by conversion ved by conversion .DC is disabled (nversion if ORD onversion. ted S&H is samp If the shared S&	n of even num on of odd num (ADON = 0). PER = 0. If OR pled if the shar H is busy at th	bered inp bered inp DER = 1, red S&H ne time th
bit 8 bit 7 bit 6 bit 5 bit 4-3	Unimplement FORM: Data 1 = Fractiona 0 = Integer EIE: Early Int 1 = Interrupt i 0 = Corn num 0 = Even num 0 = Even num Note: T SEQSAMP: S 1 = Shared S the shared S the shared S currently dedicated cycle Unimplement ADCS < 2:0>: $111 = TQ \cdot (AI)$	ted: Read as 'C Output Format I (DOUT = dddd (DOUT = 0000 errupt Enable b is generated aft is generated aft his control bit ca version Order b bered analog in hered analog in hered analog in hered analog in Sequential Sam &H is sampled ad S&H is sampled busy with an ex d S&H is sampled busy with an ex d S&H is sampled busy with an ex d S&H is sampled d S&H is sampled busy with an ex d S&H is sampled d S&H is sampled busy with an ex d S&H is sampled d S&H is sampled	bit bit d dddd ddod 00dd dddd it er first conver er second cor an only be cha bit put is convert nput is convert an only be ch ple Enable. at the start of led at the start at the same tik kisting conver ed, then the s p, n Clock Select = $8 \cdot TQ$ = $2 \cdot TQ$	o 0000) dddd) sion is completiversion is completiversion is completive anged while A ed first, follow ted first, follow anged while A the second co t of the first co me the dedica sion process. shared S&H w	npleted DC is disabled (<i>i</i> ed by conversion ved by conversion .DC is disabled (nversion if ORD onversion. ted S&H is samp If the shared S&	n of even num on of odd num (ADON = 0). PER = 0. If OR pled if the shar H is busy at th	ibered inp bered inp DER = 1, red S&H ne time th

查询"DSPIC30F2020AT-30E"供应商

REGISTER 16-2: A/D STATUS REGISTER (ADSTAT)

			•	-			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		—	_	—	—	—
bit 15							bit 8
U-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
		H-S	H-S	H-S	H-S	H-S	H-S
—	—	P5RDY	P4RDY	P3RDY	P2RDY	P1RDY	PORDY
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
C = Clear in	software	H-S = Set by	hardware				
bit 15-6	Unimplemen	ted: Read as '	0'				
bit 5							
bit 0				,	written to this b	oit.	
bit 4	P4RDY: Conv	version Data fo	r Pair #4 Rea	dy bit			
				•	written to this b	oit.	
bit 3		version Data fo		,			
	Bit set when	data is ready in	buffer, cleare	ed when a 'o' is	written to this b	oit.	
bit 2		version Data fo data is readv in		,	written to this b	oit.	
bit 1		version Data fo					
				,	written to this b	oit.	
bit 0	PORDY: Conv	version Data fo	r Pair #0 Rea	dy bit			
		ماملم أم ممم مارز أبم	huffer deer	ماييرام محم مارير ام			

Bit set when data is ready in buffer, cleared when a '0' is written to this bit.

查询"DSPIC30F2020AT-30E"供应商

REGISTER 16-3: A/D BASE REGISTER (ADBASE)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADBAS	E<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
		/	ADBASE<7:1>	>			—
bit 7							bit 0
Logondi							

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1 **ADC Base Register:** This register contains the base address of the user's ADC Interrupt Service Routine jump table. This register, when read, contains the sum of the ADBASE register contents and the encoded value of the PxRDY Status bits. The encoder logic provides the bit number of the highest priority PxRDY bits where P0RDY is the

highest priority, and P5RDY is lowest priority.

Note: The encoding results are shifted left two bits so bits 1-0 of the result are always zero.

- bit 0 Unimplemented: Read as '0'
- **Note 1:** As an alternative to using the ADBASE register, the ADCP0-5 ADC pair conversion complete interrupts (Interrupts 37-42) can be used to invoke A to D conversion completion routines for individual ADC input pairs. Refer to **Section 16.9 "Individual Pair Interrupts"**.

REGISTER 16-4: A/D PORT CONFIGURATION REGISTER (ADPCFG)

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0

bit 7

bit 11-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

PCFG<11:0>: A/D Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, A/D input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, A/D samples pin voltage

bit 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN1	PEND1	SWTRG1			TRGSRC1<5:0	>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN0	PEND0	SWTRG0			TRGSRC0<5:0	>	
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15				ed conversion c	of channels AN	3 and AN2 is co	ompleted
bit 14	1 = Conversi	ding Conversion on of channels on is complete		2 is pending. Se	t when selecte	d trigger is asse	erted
bit 13	1 = Start con progress, the		and AN2 (if s Il be perform	elected in TRG ed when the cor			
bit 12-8	Selects trigge 00000 = No 00001 = Indi 00010 = Glol 00011 = PW 00100 = PW 00101 = PW 00110 = PW 01100 = Tim 01101 = Tim 01110 = PW 10000 = PW 10001 = PW 10111 = PW 10000 = PW	conversion ena vidual software bal software trig M Special Ever M generator #1 M generator #3 M generator #4 er #1 period ma er #2 period ma GEN #1 curr M GEN #2 curr M GEN #4 curr M GEN #4 curr M GEN #1 fault M GEN #3 fault M GEN #3 fault M GEN #4 fault	nversion of a bled trigger selected trigger selected trigger selected trigger select trigger select trigger ADC trigger ADC trigger	nalog channels ted ected ted ted ted ted ted trigger trigger trigger trigger	AN3 and AN2.		
bit 7		•		ed conversion c	of channels AN?	1 and AN0 is co	ompleted
bit 6	1 = Conversi	ding Conversion on of channels on is complete		0 is pending. Se	et when selecte	d trigger is asse	erted.
bit 5	1 = Start con progress, the		and AN0 (if s Il be perform	elected by TRG ed when the cor			

查询"DSPIC30F2020AT-30E"供应商

REGISTER 16-5: A/D CONVERT PAIR CONTROL REGISTER #0 (ADCPC0) (CONTINUED)

bit 4-0 TRGSRC0<5:0>: Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0. 00000 = No conversion enabled 00001 = Individual software trigger selected 00010 = Global software trigger selected 00011 = PWM Special Event Trigger selected 00100 = PWM generator #1 trigger selected 00101 = PWM generator #2 trigger selected 00110 = PWM generator #3 trigger selected 00111 = PWM generator #4 trigger selected 01100 = Timer #1 period match 01101 = Timer #2 period match 01110 = PWM GEN #1 current-limit ADC trigger 01111 = PWM GEN #2 current-limit ADC trigger 10000 = PWM GEN #3 current-limit ADC trigger 10001 = PWM GEN #4 current-limit ADC trigger 10110 = PWM GEN #1 fault ADC trigger 10111 = PWM GEN #2 fault ADC trigger 11000 = PWM GEN #3 fault ADC trigger 11001 = PWM GEN #4 fault ADC trigger

查询"DSPIC30F2020AT-30E"供应商 A/D CONVERT PAIR CONTROL REGISTER #1 (ADCPC1) REGISTER 16-6: R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 **IRQEN3** PEND3 SWTRG3 TRGSRC3<5:0> bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SWTRG2 **IRQEN2** PEND2 TRGSRC2<5:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 **IRQEN3:** Interrupt Request Enable 3 bit 1 = Enable IRQ generation when requested conversion of channels AN7 and AN6 is completed. 0 = IRQ is not generated bit 14 PEND3: Pending Conversion Status 3 bit 1 = Conversion of channels AN7 and AN6 is pending. Set when selected trigger is asserted. 0 = Conversion is complete bit 13 SWTRG3: Software Trigger 3 bit 1 = Start conversion of AN7 and AN6 (if selected by TRGSRC bits). If other conversions are in progress, then conversion will be performed when the conversion resources are available. This bit will be reset when the PEND bit is set. TRGSRC3<5:0>: Trigger 3 Source Selection bits bit 12-8 Selects trigger source for conversion of analog channels A7 and A6. 00000 = No conversion enabled 00001 = Individual software trigger selected 00010 = Global software trigger selected 00011 = PWM Special Event Trigger selected 00100 = PWM generator #1 trigger selected 00101 = PWM generator #2 trigger selected 00110 = PWM generator #3 trigger selected 00111 = PWM generator #4 trigger selected 01100 = Timer #1 period match 01101 = Timer #2 period match 01110 = PWM GEN #1 current-limit ADC trigger 01111 = PWM GEN #2 current-limit ADC trigger 10000 = PWM GEN #3 current-limit ADC trigger 10001 = PWM GEN #4 current-limit ADC trigger 10110 = PWM GEN #1 fault ADC trigger 10111 = PWM GEN #2 fault ADC trigger 11000 = PWM GEN #3 fault ADC trigger 11001 = PWM GEN #4 fault ADC trigger bit 7 IRQEN2: Interrupt Request Enable 2 bit 1 = Enable IRQ generation when requested conversion of channels AN5 and AN4 is completed 0 = IRQ is not generated PEND2: Pending Conversion Status 2 bit bit 6 1 = Conversion of channels AN5 and AN4 is pending. Set when selected trigger is asserted 0 = Conversion is complete bit 5 SWTRG2: Software Trigger 2 bit 1 = Start conversion of AN5 and AN4 (if selected by TRGSRC bits). If other conversions are in progress, then conversion will be performed when the conversion resources are available. This bit will be reset when the PEND bit is set

查询"DSPIC30F2020AT-30E"供应商

REGISTER 16-6: A/D CONVERT PAIR CONTROL REGISTER #1 (ADCPC1) (CONTINUED)

bit 3-0 TRGSRC2<5:0>: Trigger 2 Source Selection bits Selects trigger source for conversion of analog channels: AN5 and AN4 00000 = No conversion enabled 00001 = Individual software trigger selected 00010 = Global software trigger selected 00011 = PWM Special Event Trigger selected 00100 = PWM generator #1 trigger selected 00101 = PWM generator #2 trigger selected 00110 = PWM generator #3 trigger selected 00111 = PWM generator #4 trigger selected 01100 = Timer #1 period match 01101 = Timer #2 period match 01110 = PWM GEN #1 current-limit ADC trigger 01111 = PWM GEN #2 current-limit ADC trigger 10000 = PWM GEN #3 current-limit ADC trigger 10001 = PWM GEN #4 current-limit ADC trigger 10110 = PWM GEN #1 fault ADC trigger 10111 = PWM GEN #2 fault ADC trigger 11000 = PWM GEN #3 fault ADC trigger 11001 = PWM GEN #4 fault ADC trigger

查询"DSPIC30F2020AT-30E"供应商 REGISTER 16-7: A/D CONVERT PAIR CONTROL REGISTER #2 (ADCPC2) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 **IRQEN5** PEND5 SWTRG5 TRGSRC5<5:0> bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 IRQEN4 PEND4 SWTRG4 TRGSRC4<5:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 **IRQEN5:** Interrupt Request Enable 5 bit 1 = Enable IRQ generation when requested conversion of channels AN11 and AN10 is completed 0 = IRQ is not generated bit 14 PEND5: Pending Conversion Status 5 bit 1 = Conversion of channels AN11 and AN10 is pending. Set when selected trigger is asserted 0 = Conversion is complete bit 13 SWTRG5: Software Trigger 5 bit 1 = Start conversion of AN11 and AN10 (if selected by TRGSRC bits). If other conversions are in progress, then conversion will be performed when the conversion resources are available. This bit will be reset when the PEND bit is set. bit 11-8 TRGSRC5<5:0>: Trigger Source Selection 5 bits Selects trigger source for conversion of analog channels A11 and A10. 00000 = No conversion enabled00001 = Individual software trigger selected 00010 = Global software trigger selected 00011 = PWM Special Event Trigger selected 00100 = PWM generator #1 trigger selected 00101 = PWM generator #2 trigger selected 00110 = PWM generator #3 trigger selected 00111 = PWM generator #4 trigger selected 01100 = Timer #1 period match 01101 = Timer #2 period match 01110 = PWM GEN #1 current-limit ADC trigger 01111 = PWM GEN #2 current-limit ADC trigger 10000 = PWM GEN #3 current-limit ADC trigger 10001 = PWM GEN #4 current-limit ADC trigger 10110 = PWM GEN #1 fault ADC trigger 10111 = PWM GEN #2 fault ADC trigger 11000 = PWM GEN #3 fault ADC trigger 11001 = PWM GEN #4 fault ADC trigger bit 7 IRQEN4: Interrupt Request Enable 4 bit 1 = Enable IRQ generation when requested conversion of channels AN9 and AN8 is completed 0 = IRQ is not generated PEND4: Pending Conversion Status 4 bit bit 6 1 = Conversion of channels AN9 and AN8 is pending. Set when selected trigger is asserted. 0 = Conversion is complete bit 5 SWTRG4: Software Trigger 4 bit 1 = Start conversion of AN9 and AN8 (if selected by TRGSRC bits). If other conversions are in progress, then conversion will be performed when the conversion resources are available. This bit will be reset when the PEND bit is set.

查询"DSPIC30F2020AT-30E"供应商

REGISTER 16-7: A/D CONVERT PAIR CONTROL REGISTER #2 (ADCPC2) (CONTINUED)

bit 4-0 TRGSRC4<5:0>: Trigger Source Selection 4 bits Selects trigger source for conversion of analog channels: AN9 and AN8 00000 = No conversion enabled 00001 = Individual software trigger selected 00010 = Global software trigger selected 00011 = PWM Special Event Trigger selected 00100 = PWM generator #1 trigger selected 00101 = PWM generator #2 trigger selected 00110 = PWM generator #3 trigger selected 00111 = PWM generator #4 trigger selected 01100 = Timer #1 period match 01101 = Timer #2 period match 01110 = PWM GEN #1 current-limit ADC trigger 01111 = PWM GEN #2 current-limit ADC trigger 10000 = PWM GEN #3 current-limit ADC trigger 10001 = PWM GEN #4 current-limit ADC trigger 10110 = PWM GEN #1 fault ADC trigger 10111 = PWM GEN #2 fault ADC trigger 11000 = PWM GEN #3 fault ADC trigger 11001 = PWM GEN #4 fault ADC trigger

查询"DSPIC30F2020AT-30E"供应商 16.4 ADC Result Buffer

The ADC module contains up to 12 data output registers to store the A/D results called ADBUF<11:0>. The registers are 10 bits wide, but are read into different format, 16-bit words. The buffers are read-only.

Each analog input has a corresponding data output register.

This module DOES NOT include a circular data buffer or FIFO. Because the conversion results may be produced in any order, such schemes will not work since there would be no means to determine which data is in a specific location.

The SAR write to the buffers is synchronous to the ADC clock. Reads from the buffers will always have valid data assuming that the data-ready interrupt has been processed.

If a buffer location has not been read by the software and the SAR needs to overwrite that location, the previous data is lost.

Reads from the result buffer pass through the data formatter. The 10 bits of the result data are formatted into a 16-bit word.

16.5 Application Information

The ADC module implements a concept based on "Conversion Pairs". In power conversion applications, there is a need to measure voltages and currents for each PWM control loop. The ADC module enables the sample and conversion process of each conversion pair to be precisely timed relative to the PWM signals.

In a user's application circuit, the PWM signal enables a transistor, which allows an inductor to charge up with current to a desired value. The longer a PWM signal is on, the longer the inductor is charging, and therefore the inductor current is at its maximum at the end of the PWM signal. Often, this is the point where the user wants to take the current and voltage measurements.

Figure 16-2 shows a typical power conversion application (a boost converter) where the current sensing of the inductor is done by monitoring the voltage across a resistor in series with the power transistor that "charges" the inductor. The significant feature of this figure is that if the sampling of the resistor voltage occurs slightly later than the desired sample point, the data read will be zero. This is not acceptable in most applications. The ADC module always samples the analog voltages at the appointed time regardless of whether the ADC converter is busy or not.

The Power Supply PWM module supports 2-4 independent PWM channels as well as 2-4 trigger signals (one per PWM generator). The user can configure these channels to initiate an ADC conversion of a selected input pair at the proper time in the PWM cycle. The Power Supply PWM module also provides an additional trigger signal (Special Event Trigger), which can be programmed to occur at a specified time during the primary time base count cycle.




FIGURE 16-2: APPLICATION EXAMPLE: IMPORTANCE OF PRECISE SAMPLING

Advance Information

查询"DSPIC30F2020AT-30E"供应商 16.6 Reverse Conversion Order

The ORDER control bit in the ADCON register, when set, reverses the order of the input pair conversion process. Normally (ORDER = 0), the even numbered input of an input pair is converted first, and then the odd numbered input is converted. If ORDER = 1, the odd numbered input pin of an input pair is converted first, followed by the even numbered pin.

This feature is useful when using voltage control modes and using the early interrupt capability

(EIE = 1). These features enable the user to minimize the time period from actual acquisition of the feedback (ADC) data to the update of the control output (PWM). This time from input to output of the control system determines the overall stability of the control system.

16.7 Simultaneous & Sequential Sampling in a pair

The inputs that have dedicated Sample and Hold (S&H) circuits are sampled when their specified trigger events occur. The inputs that share the common sample and hold circuit are sampled in the following manner:

- If the SEQSAMP bit = 0, and the common (shared) sample and hold circuit is NOT busy, then the shared S&H will sample their specified input at the same time as the dedicated S&H. This action provides "Simultaneous" sample and hold functionality.
- If the SEQSAMP bit = 0, and the shared S&H is currently busy with a conversion in progress, then the shared S&H will sample as soon as possible (at the start of the new conversion process for the pair).
- If the SEQSAMP bit = 1, then the shared S&H will sample at the start of the conversion process for that input. For example: If the ORDER bit = 0 the shared S&H will sample at the start of the conversion of the second input. If ORDER = 1, then the shared S&H will sample at the start of the conversion for the first input.

The SEQSAMP bit is useful for some applications that want to minimize the time from a sample event to the conversion of the sample.

When SEQSAMP = 0, the logic attempts to take the samples for both inputs of a pair at the same time if the resources are available. The user can often ensure that the ADC will not be busy with a prior conversion by controlling the timing of the trigger signals that initiate the conversion processes.

16.8 Group Interrupt Generation

The ADC module provides a common or "Group" interrupt request that is the OR of all of the enabled interrupt sources within the module. Each CPC register has two IRQENx bits, one for each analog input pair. If the IRQEN bit is set, an interrupt request is made to the interrupt controller when the requested conversion is completed. When an interrupt is generated, an associated PxRDY bit in the ADSTAT register is set. The PxRDY bit is cleared by the user. The user's software can examine the ADSTAT register's PxRDY bits to determine if additional requested conversions have been completed.

The group interrupt is useful for applications that use a common software routine to process ADC interrupts for multiple analog input pairs. This method is more traditional in concept.

Note: The user must clear the IFS bit associated with the ADC in the interrupt controller before the PxRDY bit is cleared. Failure to do so may cause interrupts to be lost. The reason is that the ADC will possibly have another interrupt pending. If the user clears the PxRDY bit first, the ADC may generate another interrupt request, but if the user then clears the IFS bit, the interrupt request will be erased.

查询"DSPIC30F2020AT-30E"供应商 16.9 Individual Pair Interrupts

The ADC module also provides individual interrupts outputs for each analog input pair. These interrupts are always enabled within the module. The pair interrupts can be individually enabled or disabled via the associated Interrupt Enable bits in the IEC registers.

Using the group interrupts may require the interrupt service routine to determine which interrupt source generated the interrupt. For applications that use separate software tasks to process ADC data, a common interrupt vector can cause performance bottlenecks.

The use of the individual pair interrupts can save many clock cycles as compared to using the group interrupt to process multiple interrupt sources. The individual pair interrupts support the construction of application software that is responsive and organized on a task basis.

Regardless of whether an individual pair interrupt or the global interrupt are used to respond to an interrupt request from an ADC conversion, the PxRDY bits in the ADSTAT register function in the same manner.

The use of the individual pair interrupts also enables the user to change the interrupt priority of individual ADC channels (pairs) as compared to the fixed priority structure of the group interrupt.

NOTE: The use of individual interrupts DOES NOT affect the priority structure of the ADC with respect to the order of input pair conversion.

The use of individual interrupts can reduce the problem of accidently "losing" a pending interrupt while processing and clearing a current interrupt

16.10 Early Interrupt Generation

The EIE control bit in the ADCON register enables the generation of the interrupts after completion of the first conversion instead of waiting for the completion of both inputs of an input pair. Even though the second input will still be in the conversion process, the software can be written to perform some of the computations using the first data value while the second conversion is completed.

The user software can be written to account for the 500 nsec conversion period of the second input before using the second data, or the user can poll the PEND bit in the CPCx register.

The PEND bit remains set until both conversions of a pair have been completed. The PXRDY bit for the associated interrupt is set in the ADSTAT register at the completion of the first conversion, and remains set until it is cleared by the user.

16.11 Conflict Resolution

If more than one conversion pair request is active at the same time, the ADC control logic processes the requests in a top-down manner, starting at analog pair #0 (AN1/AN0) and ending at analog pair #5 (AN11/AN10). This is not a "round-robin" process.

16.12 Deliberate Conflicts

If the user specifies the same conversion trigger source for multiple "conversion pairs", then the ADC module functions like other dsPIC30F ADC modules; i.e., it processes the requested conversions sequentially (in pairs) until the sequence has

been completed.

Note:	The ADC module will NOT repeatedly loop
	once triggered. Each sequence of
	conversions requires a trigger or multiple
	triggers.

16.13 ADC Clock Selection

The ADCS<2:0> bits in the ADCON register specify the clock divisor value for the ADC clock generation logic. The input to the ADC clock divisor is the system clock (240 MHz @ 30 MIPS) when the PLL is operating. This high-frequency clock provides the needed timing resolution to generate a 24 MHz ADC clock signal required to process two ADC conversions in 1 microsecond.

查询"DSPIC30F2020AT-30E"供应商 16.14 ADC Base Register

It is expected that the user application may have the ADC module generate 500,000 interrupts per second. To speed the evaluation of the PxRDY bits in the ADSTAT register, the ADC module features the read/ write register: ADBASE. When read, the ADBASE register will provide a sum of the contents of the ADBASE register plus an encoding of the PxRDY bits set in the ADSTAT register.

The Least Significant bit of the ADBASE register is forced to zero. This ensures that all (ADBASE + PxRDY) results will be on instruction boundaries.

The PxRDY bits are binary priority encoded with PORDY being the highest priority, and P5RDY being the lowest priority. The encoded priority result is then shifted left two bit positions and added to the contents of the ADBASE register. This means the priority encoding yields addresses that are on two instruction word boundaries.

The user will typically load the ADBASE register with the base address of a "Jump" table that contains either the addresses of the appropriate ISRs or branches to the appropriate ISR. The encoded PxRDY values are set up to reserve two instruction words per entry in the Jump table. It is expected that the user software will use one instruction word to load an identifier into a W register, and the other instruction will be a branch to the appropriate ISR.

16.15 Changing A/D Clock

In general, the A/D cannot accept changes to the ADC clock divisor while ADON = 1. If the user makes A/D clock changes while ADON = 1, the results will be indeterminate.

16.16 Sample and Conversion

The ADC module always assigns two ADC clock periods for the sampling process. When operating at the maximum conversion rate of 2 Msps per channel, the sampling period is:

2 x 41.6 nsec = 83.3 nsec.

Each ADC pair specified in the CPCx registers initiates a sample operation when the selected trigger event occurs. The conversion of the sampled analog data occurs as resources become available.


If a new trigger event occurs for a specific channel before a previous sample and convert request for that channel has been processed, the newer request is ignored. It is the user's responsibility not to exceed the conversion rate capability for the module.

The actual conversion process requires 10 additional ADC clocks. The conversion is processed serially, bit 9 first, then bit 8, down to bit 0. The result is stored when the conversion is completed.

16.17 A/D Sample and Convert Timing

The sample and hold circuits assigned to the input pins have their own timing logic that is triggered when an external sample and convert request (from PWM or TMR) is made. The sample and hold circuits have a fixed two clock data sample period. When the sample has been acquired, then the ADC control logic is notified of a pending request, then the conversion is performed as the conversion resources become available.

The ADC module always converts pairs of analog input channels, so a typical conversion process requires 24 clock cycles.



查询"DSPIC30F2020AT-30E"供应商 FIGURE 16-4: **DETAILED CONVERSION SEQUENCE TIMINGS, SEQSAMP = 1** adc_clk TAD sample even sample_odd⁽¹⁾ sample_odd⁽²⁾ connectx en connect_ second convert en Dependent on S&H availability 3rd 2nd 1st 10th 9th 10th 9th 8th 6th 5th 4th 8th 6tł 4th 2nc 7th 5th 3rd capture_first_data capture second data state counter (0) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 0 Note 1: For all analog input pairs that do not have dedicated sample and hold circuits, the common sample and hold circuit samples the input at the start of the first and second conversions. Therefore, the samples are sequential, not simultaneous. 2: For all analog input pairs that have dedicated sample and hold circuits, the common sample and hold circuit samples the input at the start of the first conversion so that both samples (odd and even) are near simultaneous.

查询"DSPIC30F2020AT-30E"供应商 16.18 Module Power-Down Modes

The module has two internal power modes.

When the ADON bit is '1', the module is in Active mode and is fully powered and functional.

When ADON is '0', the module is in Off mode. The state machine for the module is reset, as are all of the pending conversion requests.

To return to the Active mode from Off mode, the user must wait for the bias generators to stabilize. The stabilization time is specified in the electrical specs.

16.19 Effects of a Reset

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion and sampling sequence is aborted. The value that is in the ADBUFx register is not modified.

The ADBUFx registers contain unknown data after a Power-on Reset.

16.20 Configuring Analog Port Pins

The use of the ADPCFG and TRIS registers control the operation of the A/D port pins.

The port pins that are desired as analog inputs should have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

Port pins that are desired as analog inputs must have the corresponding ADPCFG bit clear. This will configure the port to disable the digital input buffer. Analog levels on pins where ADPCFG<n> = 1, may cause the digital input buffer to consume excessive current.

If a pin is not configured as an analog input ADPCFG < n > = 1, the analog input is forced to AVss and conversions of that input do not yield meaningful results.

When reading the PORT register, all pins configured as analog input ADPCFG<n> = 0, will read '0'.

The A/D operation is independent of the state of the input selection bits and the TRIS bits.

Some devices may have analog inputs multiplexed with A/D voltage reference inputs VREF- and VREF+. This does not affect the functionality of these pins. The user may still specify those pins as analog inputs and convert them, the results will either be 0x000 or 0xFFF.

16.21 Output Formats

The A/D converts 10 bits. The data buffer RAM is 16 bits wide. The ADC data can be read in one of two different formats, as shown in Figure 16-5. The FORM bit selects the format. Each of the output formats translates to a 16-bit result on the data bus.

FIGURE 16-5: A/D OUTPUT DATA FORMAT

RAM contents:							d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Read to Bus:																
Fractional	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0	0
Integer	0	0	0	0	0	0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
		•	•	•		•	•									

查询"[PI	<u>C3</u>	0F	20	20/	AT	-3	0E	"供	应	商			1				1						
	All Resets	6000	0000	0000	0000	0000	0000	0000	0000	0000	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	0000		
	Bit 0		PCFG0	I	PORDY	Ι				Ι													I		
	Bit 1	ADCS<2:0>	PCFG1	I	P1RDY		<0	<0	<c< th=""><th>Ι</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>I</th></c<>	Ι													I		
	Bit 2	4	PCFG2	I	P2RDY		TRGSRC0<5:0>	FRGSRC2<5:0>	TRGSRC4<5:0>	Ι												I			
	Bit 3	I	PCFG3	I	P3RDY		TR	TR	TR	Ι		t Buffer 0 t Buffer 1											I		
	Bit 4		PCFG4		P4RDY					1	Buffer 0		Buffer 2	Buffer 3	Buffer 4	Buffer 5	Buffer 6	Buffer 7	Buffer 8	Buffer 9	Buffer 10	Buffer 11	I		
	Bit 5	SEQSAMP	PCFG5	Ι	P5RDY		SWTRG0	SWTRG2	SWTRG4	Ι	ADC Data Buffer 0	ADC Data Buffer 1	ADC Data Buffer 2	ADC Data Buffer 3	ADC Data Buffer 4	ADC Data Buffer 5	ADC Data Buffer 6	ADC Data Buffer 7	ADC Data Buffer 8	ADC Data Buffer 9	ADC Data Buffer 10	ADC Data Buffer 11			
	Bit 6	ORDER	PCFG6				PENDO	PEND2	PEND4	I															
	Bit 7	EIE	PCFG7	I		:1>	IRQEN0	IRQEN2	IRQEN4	I															
	Bit 8	FORM	PCFG8			ADBASE<15:1>		GSRC3<5:0>		-															
	Bit 9		PCFG9	I		AL	<0		TRGSRC3<5:0>	<c< th=""><th>Ι</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>Ι</th></c<>	Ι													Ι	
	Bit 10	GSWTRG	PCFG10	I	Ι		TRGSRC1<5:0>			GSRC3<5:	GSRC3<5:	GSRC3<5.	TRGSRC5<5:0>	I	1	I	I	I	Ι	I	I	I	I	Ι	I
	Bit 11		PCFG11	I			тк	ТК	ТК	Ι	1	1	1	I											
	Bit 12	I			-					Ι	I			Ι	Ι										
R MAP	Bit 13	ADSIDL		I			SWTRG1	SWTRG3	SWTRG5	Ι	I	I	I	I	I	I	I	I	I	Ι	I	I	I		
ADC REGISTER MAP	Bit 14	I	-	-	-		PEND1	PEND3	PEND5	Ι	1			I	I										
ADC RI	Bit 15	ADON		I			IRQEN1	IRQEN3	IRQEN5					I		I	I				I		Ι		
	ADR	0300	0302	0304	0306	0308	030A	030C	030E	0310 - 031E	0320	0322	0324	0326	0328	032A	032C	032E	0330	0332	0334	0336	0338 - 037E		
TABLE 16-8:	File Name	ADCON	ADPCFG1	Reserved	ADSTAT	ADBASE	ADCPC0	ADCPC1	ADCPC2	Reserved	ADCBUF0	ADCBUF1	ADCBUF2	ADCBUF3	ADCBUF4	ADCBUF5	ADCBUF6	ADCBUF7	ADCBUF8	ADCBUF9	ADCBUF10	ADCBUF11	Reserved		

....

dsPIC30F1010/202X

© 2006 Microchip Technology Inc.

查询"DSPIC30F2020AT-30E"供应商 NOTES:

查询"DSPIC30F2020AT-30E"供应商 17.0 SMPS COMPARATOR MODULE


Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046).

The dsPIC30F SMPS Comparator module monitors current and/or voltage transients that may be too fast for the CPU and ADC to capture.

17.1 Features Overview

- 16 comparator inputs
- 10-bit DAC provides reference

- Programmable output polarity
- Interrupt generation capability
- Selectable Input sources
- DAC has three ranges of operation
 - AVdd / 2
 - Internal Reference 1.2V 1%
 - External Reference < (AVDD 1.6V)
- ADC sample and convert trigger capability
- Can be disabled to reduce power consumption
- Functional support for PWM Module:
 - PWM Duty Cycle Control
 - PWM Period Control
 - PWM Fault Detect



17.2 Module Applications

This module provides a means for the SMPS dsPIC DSC devices to monitor voltage and currents in a power conversion application. The ability to detect transient conditions and stimulate the dsPIC DSC processor and/or peripherals without requiring the processor and ADC to constantly monitor voltages or currents frees the dsPIC DSC to perform other tasks.

The Comparator module has a high-speed comparator and an associated 10-bit DAC that provides a programmable reference voltage to one input of the comparator. The polarity of the comparator output is user programmable. The output of the module can be used in the following modes:

- · Generate an interrupt
- Trigger an ADC sample and convert process
- Truncate the PWM signal (current limit)

- Truncate the PWM period (current minimum)
- Disable the PWM outputs (Fault-latch)

The output of the Comparator module may be used in multiple modes at the same time, such as: (1) generate an interrupt, (2) have the ADC take a sample and convert it and (3) truncate the PWM output in response to a voltage being detected beyond its expected value.

The Comparator module can also be used to wake-up the system from Sleep or Idle mode when the analog input voltage exceeds the programmed threshold voltage.

查询"DSPIC30F2020AT-30E"供应商 17.3 Module Description

The Comparator module uses a 20 nsec comparator. The comparator offset is ± 5 mV typical. The negative input of the comparator is always connected to the DAC circuit. The positive input of the comparator is connected to an analog multiplexer that selects the desired source pin.

17.4 DAC

The range of the DAC is controlled via an analog multiplexer that selects either AVDD / 2, internal 1.2V 1% reference, or an external reference source EXTREF. The full range of the DAC (AVDD / 2) will typically be used when the chosen input source pin is shared with the ADC. The reduced range option (VREF) will likely be used when monitoring current levels via a CLx pin using a current sense resistor. Usually, the measured voltages in such applications are small (<1.25V), therefore the option of using a reduced reference range for the comparator extends the available DAC resolution in these applications. The use of an external reference enables the user to connect to a reference that better suits their application.

17.5 Interaction with I/O Buffers

If the comparator module is enabled and a pin has been selected as the source for the comparator, then the chosen I/O pad must disable the digital input buffer associated with the pad to prevent excessive currents in the digital buffer due to analog input voltages.

17.6 Digital Logic

The CMPCONx register (see Register 17-1) provides the control logic that configures the Comparator module. The digital logic provides a glitch filter for the comparator output to mask transient signals less than two TCY (66 nsec) in duration. In Sleep or Idle mode, the glitch filter is bypassed to enable an asynchronous path from the comparator to the interrupt controller. This asynchronous path can be used to wake-up the processor from Sleep or Idle mode.

The comparator can be disabled while in Idle mode if the CMPSIDL bit is set. If a device has multiple comparators, if any CMPSIDL bit is set, then the entire group of comparators will be disabled while in Idle mode. This behavior reduces complexity in the design of the clock control logic for this module.

The digital logic also provides a one TCY width pulse generator for triggering the ADC and generating interrupt requests.

The CMPDACx (see Register 17-2) register provides the digital input value to the reference DAC.

If the module is disabled, the DAC and comparator are disabled to reduce power consumption.

17.7 Comparator Input Range

The comparator has a limitation for the input Common Mode Range (CMR) of about 3.5 volts (AVDD – 1.5 volts). This means that both inputs should not exceed this value or the comparator's output will become indeterminent. As long as one of the inputs is within the Common Mode Range, the comparator output will be correct. An input excursion into the CMR region will not corrupt the comparator output, but the comparator input is saturated.

17.8 DAC Output Range

The DAC has a limitation for the maximum reference voltage input of (AVDD - 1.6) volts. An external reference voltage input should not exceed this value or the reference DAC output will become indeterminate.

17.9 Comparator Registers

The Comparator module is controlled by the following registers:

- Comparator Control Registerx (CMPCONx)
- Comparator DAC Control Registerx (CMPDACx)

查询"DSPIC30F2020AT-30E"供应商 .

REGISTER	17-1: COMP	ARATOR CO	NTROL RE	EGISTERX (CN	IPCONx)		
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
CMPON		CMPSIDL	_		_	_	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
INS	EL<1:0>	EXTREF	_	CMPSTAT	_	CMPPOL	RANGE
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimplem	ented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 14 bit 13	0 = Compar Unimplemen CMPSIDL: St 1 = Disconti	t ed: Read as 'd top in Idle Mode	lisabled (rec)' e bit eration wher	luces power cons n device enters la node.			
	lf a device ha Idle mode.	as multiple comp	parators, ang	y CMPSIDL bit s	et to '1' disat	oles ALL compar	ators while i
bit 12-8	Reserved: R	ead as '0'					
bit 7-6	00 = Select C 01 = Select C 10 = Select C	Input Source S MPxA input pin MPxB input pin MPxC input pir MPxD input pir	1 1 1	mparator bits			
bit 5	1 = External s	able External Resource provides	reference to				
bit 4	Reserved: R	ead as '0'					
bit 3	CMPSTAT: C	urrent State of 0	Comparator	Output Including	CMPPOL Se	election bit	
bit 2	Reserved: R	ead as '0'					
bit 1	CMPPOL: Co 1 = Output is 0 = Output is		ut Polarity C	ontrol bit			
bit 0	1 = High Ran	ects DAC Outpu ge: Max DAC ge: Max DAC v	value = AVD		5 volt VDD .2V +-1%		

查询"DSPIC30F2020AT-30E"供应商

REGISTER 17-2: COMPARATOR DAC CONTROL REGISTERX (CMPDACX)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0					
—	—	—	—	—	—	CMRE	F<9:8>					
bit 15 bit 8												
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					

CMREF<7:0>	

bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 **Reserved:** Read as '0'

bit 7

These bits are reserved for possible future expansion of the DAC from 10 bits to more bits.bit 9-0CMREF<9:0>: Comparator Reference Voltage Select bits

111111111 = (CMREF * VREF / 1024) or (CMREF * AVDD / 1024) volts depending on Range bit 0000000000 = 0.0 volts

	_		_							12 33	_
	IIV	Resets	0000	0000	0000	0000	0000	0000	0000	0000	
	Bit 0		RANGE		RANGE		RANGE		RANGE		
	Bit 1		CMPPOL		CMPPOL		CMPPOL RANGE		CMPPOL RANGE		
	Bit 2		I						-		
	Bit 3		CMPSTAT		CMPSTAT		CMPSTAT		CMPSTAT		
	Bit 4		Ι	CMREF<9:0>	Ι	CMREF<9:0>	Ι	CMREF<9:0>	Ι	CMREF<9:0>	
	Bit 5		EXTREF	CMRE	EXTREF	CMRE	INSEL<1:0> EXTREF	CMRE	EXTREF	CMRE	
	Bit 6		INSEL<1:0>		INSEL<1:0>		:L<1:0>		INSEL<1:0>		
	Bit 7		INSE		INSE		INSE		INSE		
	Bit 8		I		-		-		-		
NTROL REGISTER MAP	Bit 9		I		I		I		I		
EGISTE	Bit 10		I	-	-	-	-	-	—	-	
ROL R	Bit 11		Ι	I	I	I	I	I		I	
CONT	Bit 12		I	I	Ι		I	Ι	Ι		
RATOR	Bit 13		CMPSIDL		CMPSIDL		CMPSIDL	Ι	CMPSIDL		
COMP ^A	Bit 14		Ι		Ι	I		Ι	Ι	Ι	
NALOG	Bit 15		CMPON	I	CMPON	I	CMPON	Ι	CMPON	Ι	
-3: 4	ADR		04C0	04C2	04C4	04C6	04C8	04CA	04CC	04CE	
TABLE 17-3: ANALOG COMPARATOR CON	File Name		CMPCON1	CMPDAC1	CMPCON2	CMPDAC2	CMPCON3	CMPDAC3	CMPCON4	CMPDAC4	

查询"DSPIC30F2020AT-30E"供应商

ά č č

dsPIC30F1010/202X

查询"DSPIC30F2020AT-30E"供应商 NOTES:

查询"DSPIC30F2020AT-30E"供应商 18.0 SYSTEM INTEGRATION

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046). For more information on the device instruction set and pro-

gramming, refer to the "dsPIC30F/33F Programmer's Reference Manual" (DS70157).

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection:

- Oscillator Selection
- Reset:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT)
- Power-Saving modes (Sleep and Idle)
- Code Protection
- Unit ID Locations
- In-Circuit Serial Programming (ICSP) programming capability

dsPIC30F devices have a Watchdog Timer, which can be permanently enabled via the Configuration bits or can be software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a delay on power-up only, designed to keep the part in Reset mode while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry.

Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep mode through external Reset, Watchdog Timer Wakeup or through an interrupt. Several oscillator options are also made available to allow the part to fit a wide variety of applications. In the Idle mode, the clock sources are still active, but the CPU is shut off. The RC oscillator option saves system cost, while the LP crystal option saves power.

18.1 Oscillator System Overview

The dsPIC30F oscillator system has the following modules and features:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to boost internal operating frequency
- A clock switching mechanism between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- Clock Control register OSCCON
- · Configuration bits for main oscillator selection

Configuration bits determine the clock source upon Power-on Reset (POR). Thereafter, the clock source can be changed between permissible clock sources. The OSCCON register controls the clock switching and reflects system clock related status bits.

Note: 32 kHz crystal operation is not enabled on dsPIC30F1010/202X devices.

Table 18-1 provides a summary of the dsPIC30F oscillator operating modes. A simplified diagram of the oscillator system is shown in Figure 18-1.

18.2 Oscillator Control REGISTERS

The oscillators are controlled with OSCCON, OSC-TUN, OSCTUN2, FOSC and the FOSCSEL registers.

查询"DSPIC30F2020AT-30E"供应商

REGISTER 18-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-y HS,HC	R-y HS,HC	R-y HS,HC	U-0	R/W-y	R/W-y	R/W-y
—		COSC<2:0>		_		NOSC<2:0>	
bit 15							bit 8
R/W-0	U-0	R-0 HS,HC	R/W-0	R/C-0 HS,HC	R/W-0	U-0	R/W-0 HC
CLKLOCK		LOCK	PRCDEN	CF	TSEQEN	—	OSWEN
bit 7					•		bit 0

Legend:	x = Bit is unknown	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
HC = Cleared by hardware	HS = Set by hardware	-y = Value set from Configuration bits on POR

bit 15 Unimplemented: Read as '0'

bit 14-12	COSC<2:0>: Current Oscillator Group Selection bits (read-only)
	000 = Fast RC Oscillator (FRC)
	001 = Fast RC Oscillator (FRC) with PLL Module
	010 = Primary Oscillator (HS, EC)
	011 = Primary Oscillator (HS, EC) with PLL Module
	100 = Reserved
	101 = Reserved
	110 = Reserved
	111 = Reserved
	This bit is Reset upon:
	Set to FRC value ('000') on POR
	Loaded with NOSC<2:0> at the completion of a successful clock switch
	Set to FRC value ('000') when FSCM detects a failure and switches clock to FRC
bit 11	Unimplemented: Read as '0'
bit 10-8	NOSC<2:0>: New Oscillator Group Selection bits
	000 = Fast RC Oscillator (FRC)
	001 = Fast RC Oscillator (FRC) with PLL Module
	010 = Primary Oscillator (HS, EC)
	011 = Primary Oscillator (HS, EC) with PLL Module
	100 = Reserved
	101 = Reserved
	110 = Reserved
	111 = Reserved
bit 7	CLKLOCK: Clock Lock Enabled bit
	1 = If (FCKSM1 = 1), then clock and PLL configurations are locked
	If (FCKSM1 = 0), then clock and PLL configurations may be modified
	0 = Clock and PLL selection are not locked, configurations may be modified
	Note: Once set, this bit can only be cleared via a Reset.
bit 6	Unimplemented: Read as '0'
Situ	

查试	司"DSPIC30F2	2020AT-30E"供应商
		8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)
	bit 5	LOCK: PLL Lock Status bit (read-only)
		1 = Indicates that PLL is in lock
		0 = Indicates that PLL is out of lock (or disabled)
		This bit is Reset upon: Reset on POR
		Reset when a valid clock switching sequence is initiated by the clock switch state machine
		Set when PLL lock is achieved after a PLL start
		Reset when lock is lost
		Read zero when PLL is not selected as a Group 1 system clock
	bit 4	PRCDEN: Pseudo Random Clock Dither Enable bit
		1 = Pseudo random clock dither is enabled
		0 = Pseudo random clock dither is disabled.
	bit 3	CF: Clock Fail Detect bit (read/clearable by application)
		1 = FSCM has detected clock failure
		 Image: FSCM has NOT detected clock failure This bit is Reset upon:
		Reset on POR
		Reset when a valid clock switching sequence is initiated by the clock switch state machine
		Set when clock fail detected
	bit 2	TSEQEN: FRC Tune Sequencer Enable bit
		1 = The TUN<3:0>, TSEQ1<3:0>,, TSEQ7<3:0> bits in the OSCTUN and the OSCTUN2 regis-
		ters sequentially tune the FRC oscillator. Each field being sequentially selected via the
		ROLL<2:0> signals from the PWM module. 0 = The TUN<3:0> bits in OSCTUN register tunes the FRC oscillator.
	bit 1	Unimplemented: Read as '0'
	bit 0	OSWEN: Oscillator Switch Enable bit
	bit 0	
		 1 = Request oscillator switch to selection specified by NOSC<1:0> bits 0 = Oscillator switch is complete
		This bit is Reset upon:
		Reset on POR
		Reset after a successful clock switch
		Reset after a redundant clock switch

Reset after FSCM switches the oscillator to (Group 3) FRC

查询"DSPIC30F2020AT-30E"供应商

REGISTER 18-2: OSCTUN: OSCILLATOR TUNING REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	TSEQ	3<3:0>			TSEC	2<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	TSEQ	1<3:0>			TUN	<3:0>	
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	TSEQ3<3:0>	: Tune Sequen	ce Value #3 b	its			
	When PWM	ROLL<2:0> = 0	11, this field is	s used to tune t	the FRC instea	ad of TUN<3:0>	
bit 11-8	TSEQ2<3:0>	: Tune Sequen	ce Value #2 b	its			
	When PWM	ROLL<2:0> = 0	10, this field is	s used to tune t	the FRC instea	ad of TUN<3:0>	
bit 7-4	TSEQ1<3:0>	: Tune Sequen	ce Value #1 b	its			
	When PWM	ROLL<2:0> = 0	01, this field is	s used to tune t	the FRC instea	ad of TUN<3:0>	
bit 3-0	If the TS		e OSCCON re			oscillator (nomir with bits TSEQ	
	0111 = Maxi	mum frequency	,				
	0110 =						
	0101 =						
	0100 =						
	0011 =						
	0010 = 0001 =						
		er frequency, os	scillator is runi	ning at calibrate	ed frequency		
	1111 =	o		ing at callerate	54.1044.01.09		
	1110 =						
	1101 =						
	1100 =						
	1011 =						
	1010 = 1001 =						
		num frequency					
	2000 - 1000						

bit 0

查询"DSPIC30F2020AT-30E"供应商 REGISTER 18-3: OSCTUN2: OSCILLATOR TUNING REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	TSEQ7	<3:0>			TSEQ	6<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	TSEQ5	<3:0>		TSEQ4<3:0>				

bit 7

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-12	TSEQ7<3:0>: Tune Sequence value #7 bits
	When PWM ROLL<2:0> = 111, this field is used to tune the FRC instead of TUN<3:0>
bit 11-8	TSEQ6<3:0>: Tune Sequence value #6 bits
	When PWM ROLL<2:0> = 110, this field is used to tune the FRC instead of TUN<3:0>
bit 7-4	TSEQ5<3:0>: Tune Sequence value #5 bits
	When PWM ROLL<2:0> = 101, this field is used to tune the FRC instead of TUN<3:0>
bit 3-0	TSEQ4<3:0>: Tune Sequence value #4 bits
	When PWM ROLL<2:0> = 100, this field is used to tune the FRC instead of TUN<3:0>

REGISTER 18-4: LFSR: LINEAR FEEDBACK SHIFT REGISTER

'1' = Bit is set

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				LFSR<14:8>	•		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			LFSF	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable bi	t	U = Unimpler	mented bit, read	l as '0'	

'0' = Bit is cleared

bit 15 **Unimplemented:** Read as '0'

When PS PWM ROLL<2:0> = 111 ,	this field is used to tune the FRC instead of TUN<3:0>
---------------------------------	--

bit 14-8 LFSR <14:8>: Most Significant 7 bits of the pseudo random FRC trim value bits

bit 7-0 LFSR <7:0>: Least Significant 8 bits of the pseudo random FRC trim value bits

-n = Value at POR

x = Bit is unknown

查询"DSPIC30F2020AT-30E"供应商 18.2.1 PROTECTION AGAINST

PROTECTION AGAINST ACCIDENTAL WRITES TO OSCCON REGISTER

Because the OSCCON register allows clock switching and clock scaling, a write to OSCCON is intentionally made difficult.

To write to OSCCON low byte, this exact sequence must be executed without any other instructions in between:

- Byte Write "46h" to OSCCON low
- Byte Write "57h" to OSCCON low
- Byte Write is allowed for one instruction cycle. mov.b W0,OSCCON

To write to OSCCON high byte, this exact sequence must be executed without any other instructions in between:

- Byte Write "78h" to OSCCON high
- Byte Write "9Ah" to OSCCON high
- Byte Write is allowed for one instruction cycle. mov.b W0,OSCCON + 1

查询"DSPIC30F2020AT-30E"供应商

REGISTER 18	B-5: FOSC	FOSCSEL: OSCILLATOR SELECTION CONFIGURATION BITS									
U	U U		U	U	U	U	U				
_			_	_			—				
bit 23							bit 16				
U	U	U	U	U	U	U	U				
—			_				—				
bit 15							bit 8				
U	U	U	U	U	U	R/P	R/P				
	_		—	—	_	FNOSC1	FNOSC0				
bit 7							bit 0				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-2 Unimplemented: Read as '0'

bit 1-0


FNOSC<1:0>: Initial Oscillator Group Selection on POR bits

- 00 = Fast RC Oscillator (FRC)
- 01 = Fast RC Oscillator (FRC) divided by N, with PLL module.
- 10 = Primary Oscillator (HS,EC).
- 11 = Primary Oscillator (HS,EC) with PLL module.

查询"DSPIC30F2020AT-30E"供应商

REGISTER 18-6: FOSC: OSCILLATOR SELECTION CONFIGURATION BITS

U	U	U	U	U	U	U	U		
_	_	_	_	_	—		_		
bit 23							bit 16		
U	U	U	U	U	U	U	U		
_									
bit 15							bit 8		
R/P	R/P	R/P	U	U	R/P	R/P	R/P		
FCK	SM<1:0>	FRANGE	—	_	OSCIOFNC	POSCM	1D<1:0>		
bit 7							bit (
Legend:						(
R = Readab		W = Writable	bit	•	mented bit, read				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 23-8	Unimplemen	ted: Read as '	0'						
bit 7-6	FCKSM<1:0>	Clock Switch	ing and Monito	or Selection Co	onfiguration bits				
		vitching is disal							
		vitching is enat vitching is enat							
bit 5		equency Range							
	Acts like a "G		re that enables		SC device to ope	erate at reduce	ed MIPS at a		
			-	nal 9.7 MHz, P	LL VCO at a no	minal 301 MH	z (320 max))		
					PLL VCO at a n				
bit 4-3	Unimplemen	ted: Read as '	0'						
bit 3	OSCIOFNC:	OSC2 PIn I/O I	Enable bit						
	1 = CLKO ou 0 = CLKO ou	tput signal activ tput disabled	e on the OSC	O pin.					
bit 1-0	POSCMD<1:	0>: Primary Os	cillator Mode						
	11 = Primary	Oscillator Disa	bled						
		lator mode sel	ected.						
	01 = Reserve		lastad						
	00 = External clock mode selected.								



查询"DSPIC30F2020AT-30E"供应商 18.3 Oscillator Configurations

18.3.1 INITIAL CLOCK SOURCE SELECTION

While coming out of a Power-on Reset, the device selects its clock source based on:

- a) FNOSC<1:0> Configuration bits that select one of three oscillator groups (HS, EC or FRC)
- b) POSCMD1<1:0> Configuration bits that select the Primary Oscillator Mode
- c) OSCIOFNC selects if the OSC2 pin is an I/O or clock output

The selection is as shown in Table 18-1.

Oscillator	Oscillator	FNOS	C<1:0>	POSCN	ID<1:0>	OSCIOFNC	OSC2	OSC1
Mode	Source	Bit 1	Bit 0	Bit 1	Bit 0	USCIOFING	Function	Function
HS w/PLL 32x	PLL	1	1	1	0	N/A	CLKOUT ⁽¹⁾	CLKI
FRC w/PLL 32x	PLL	0	1	1	1	1	CLKOUT	I/O
FRC w/PLL 32x	PLL	0	1	1	1	0	I/O	I/O
EC w/PLL 32x	PLL	1	1	0	0	1	CLKOUT	CLKI
EC w/PLL 32x	PLL	1	1	0	0	0	I/O	CLKI
EC ⁽²⁾	External	1	0	0	0	1	CLKOUT	CLKI
EC ⁽²⁾	External	1	0	0	0	0	I/O	CLKI
HS ⁽²⁾	External	1	0	1	0	N/A	CLKOUT ⁽¹⁾	CLKI
FRC ⁽²⁾	Internal RC	0	0	1	1	0	I/O	I/O
FRC ⁽²⁾	Internal RC	0	0	1	1	1	CLKOUT	I/O

TABLE 18-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: CLKOUT is not recommended to drive external circuits.

2: This mode is not recommended for some applications; disabling 32x PLL will not allow operation of high-speed ADC and PWM.

18.3.2 OSCILLATOR START-UP TIMER (OST)

In order to ensure that a crystal oscillator (or ceramic resonator) has started and stabilized, an Oscillator Start-up Timer is included. It is a simple 10-bit counter that counts 1024 Tosc cycles before releasing the oscillator clock to the rest of the system. The time-out period is designated as TOST. The TOST time is involved every time the oscillator has to restart (i.e., on POR and wake-up from Sleep). The Oscillator Start-up Timer is applied to the HS Oscillator mode (upon wake-up from Sleep and POR) for the primary oscillator.

18.3.3 PHASE LOCKED LOOP (PLL)

The PLL multiplies the clock, which is generated by the primary oscillator. The PLL is selectable to have a gain of x32 only. Input and output frequency ranges are summarized in Table 18-2.

TABLE 18-2: PLL FREQUENCY RANGE

Fin	PLL Multiplier	Fout
9.7 MHz	x32	310 MHz
14.55 MHz	x32	466 MHz

The PLL features a lock output, which is asserted when the PLL enters a phase locked state. Should the loop fall out of lock (e.g., due to noise), the lock signal will be rescinded. The state of this signal is reflected in the read-only LOCK bit in the OSCCON register.

查询"DSPIC30F2020AT-30E"供应商 18.4 PRIMARY OSCILLATOR ON OSC1/ OSC2 PINS:

The primary oscillator uses is shown in Figure 18-2.




FIGURE 18-2: PRIMARY OSCILLATOR

18.5 EXTERNAL CLOCK INPUT

Two of the primary Oscillator modes use an external clock. These modes are EC and EC with IO.

In the EC mode (Figure 18-3), the OSC1 pin can be driven by CMOS drivers. In this mode, the OSC1 pin is high-impedance and the OSC2 pin is the clock output (Fosc/2). This output clock is useful for testing or synchronization purposes.

In the EC with IO mode (Figure 18-4), the OSC1 pin can be driven by CMOS drivers. In this mode, the OSC1 pin is high-impedance and the OSC2 pin becomes a general purpose I/O pin. The feedback device between OSC1 and OSC2 is turned off to save current.

FIGURE 18-3: EXTERNAL CLOCK INPUT OPERATION (EC OSCILLATOR CONFIGURATION)





FIGURE 18-4: EXTERNAL CLOCK INPUT OPERATION (ECIO OSCILLATOR CONFIGURATION)



查询"DSPIC30F2020AT-30E"供应商

18.6 INTERNAL FAST RC OSCILLATOR (FRC)

FRC is a fast, precise frequency internal RC oscillator. The FRC oscillator is designed to run at a frequency of 9.7/14.55 MHz ($\pm 1\%$ accuracy). The FRC oscillator option is intended to be accurate enough to provide the clock frequency necessary to maintain baud rate tolerance for serial data transmissions. The user has the ability to tune the FRC frequency by +-3%.

The FRC oscillator is powered:

- a) Any time the EC or HS Oscillator modes are NOT selected.
- b) When the fail-safe clock monitor is enabled and a clock fail is detected, forcing a switch to FRC.

18.6.1 FREQUENCY RANGE SELECTION

The FRC module has a "Gear Shift" control signal that selects "Low Range" (9.7 MHz) or "High Range" (14.55 MHz) frequency of operation. This feature enables a dsPIC DSC device to operate at 3.3V/5.0V at 20/30 MIPS and remain with system specifications.

18.6.2 NOMINAL FREQUENCY VALUES

The FRC module is calibrated to a nominal 9.7 MHz in "Low Range" and 14.55 MHz in "High Range" This feature enables a user to "TUNE" the dsPIC DSC device frequency of operation by +-3% and still remain within system specifications.

18.6.3 FRC FREQUENCY USER TUNING

The FRC is calibrated at the factory to give a nominal 9.7/14.55 MHz. The TUN<3:0> field in the OSCTUN register is available to the user for trimming the FRC oscillator frequency in applications.

The 4-bit tuning control signals are supplied by the OSCTUN or the OSCTUN2 registers depending on the TSEQEN bit in the OSCCON register.

The tuning range of the 15 MHz oscillator is ± 0.45 MHz ($\pm 3\%$) nominal.

The base frequency can be tuned in the user's application. This frequency tuning capability allows the user to deviate from the factory calibrated frequency. The user can tune the frequency by writing to the OSCTUN register TUN<3:0> bits.

18.6.4 CLOCK DITHERING LOGIC

In power conversion applications, the primary electrical noise emission that the designers want to reduce is caused by the power transistors switching at the PWM frequency. By changing the system clock frequency of the SMPS dsPIC DSC, the resultant PWM frequency will change and the peak EMI will be reduced at the noise is spread over a wider frequency range. Typically, the range of frequency variation is few percent. The dsPIC30F1010/202X can provide two ways to vary system clock frequency on a PWM cycle basis. These are Frequency Sequencing mode and Pseudo Random Clock Dithering mode. Table 18-5 shows the implementation details of both these methods.

18.6.5 FREQUENCY SEQUENCING MODE

The Frequency Sequencing mode enables the PWM module to select a sequence of eight different FRC TUN values to vary the system frequency with each rollover of the primary PWM time base. The OSCTUN and the OSCTUN2 registers allow the user to specify eight sequential tune values if the TSEQEN bit is set in the OSCCON register. If the TSEQEN bit is zero, then only the TUN bits affect the FRC frequency.

A 4-bit wide multiplexer with eight sets of inputs selects the tuning value from the TUN and the TSEQx bit fields. The multiplexer is controlled by the ROLL<5:3> counter in the PWM module. The ROLL<5:3> counter increments every time the primary time base rolls over after reaching the period value.

18.6.6 PSEUDO RANDOM CLOCK DITHERING MODE

The Pseudo Random Clock Dither (PRCD) logic is implemented with a 15-bit LFSR (Linear Feedback Shift Register), which is a shift register with a few exclusive OR gates. The lower four bits of the LFSR provides the FRC TUNE bits. The PRCD feature is enabled by setting the PRCDEN bit in the OSCCON register. The LSFR is "clocked" (enabled to clock) once every time the ROLL<3> bit changes state, which occurs once every 8 PWM cycles.

18.6.7 FAIL-SAFE CLOCK MONITOR

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by appropriately programming the FCKSM Configuration bits (Clock Switch and Monitor Selection bits) in the FOSC Configuration register.

In the event of an oscillator failure, the FSCM will generate a clock failure trap event and will switch the system clock over to the FRC oscillator. The user will then have the option to either attempt to restart the oscillator or execute a controlled shutdown. The user may decide to treat the trap as a warm Reset by simply loading the Reset address into the oscillator fail trap vector. In this event, the CF (Clock Fail) status bit (OSCCON<3>) is also set whenever a clock failure is recognized.

In the event of a clock failure, the WDT is unaffected and continues to run on the LPRC clock.

If the oscillator has a very slow start-up time coming out of POR or Sleep, it is possible that the PWRT timer will expire before the oscillator has started. In such cases, the FSCM will be activated and the FSCM will

查询"DSPIC30F2020AT-30E"供应商

initiate a clock failure trap, and the COSC<2:0> bits are loaded with FRC oscillator selection. This will effectively shut off the original oscillator that was trying to start.

The user may detect this situation and restart the oscillator in the clock fail trap, ISR.

Upon a clock failure detection, the FSCM module will initiate a clock switch to the FRC oscillator as follows:

- 1. The COSC bits (OSCCON<14:12>) are loaded with the FRC oscillator selection value
- 2. CF bit is set (OSCCON<3>)
- 3. OSWEN control bit (OSCCON<0>) is cleared

For the purpose of clock switching, the clock sources are sectioned into two groups:

- 1. Primary
- 2. Internal FRC

The user can switch between these functional groups, but cannot switch between options within a group. If the primary group is selected, then the choice within the group is always determined by the FNOSC<1:0> Configuration bits.

The OSCCON register holds the control and status bits related to clock switching. If Configuration bits FCKSM<1:0> = 1x, then the clock switching and Fail-Safe Clock Monitor functions are disabled. This is the default Configuration bit setting.

If clock switching is disabled, then the FNOSC<1:0> and POSCMD<1:0> bits directly control the oscillator selection and the COSC<2:0> bits do not control the clock selection. However, these bits will reflect the clock source selection.

Note: The application should not attempt to switch to a clock frequency lower than 100 KHz when the Fail-Safe Clock Monitor is enabled. If clock switching is performed, the device may generate an oscillator fail trap and switch to the Fast RC oscillator.

18.7 Reset

The dsPIC30F1010/202X differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) Watchdog Timer (WDT) Reset (during normal operation)
- e) RESET Instruction
- f) Reset cause by trap lock-up (TRAPR)
- Reset caused by illegal opcode, or by using an uninitialized W register as an Address Pointer (IOPUWR)

Different registers are affected in different ways by various Reset conditions. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register are set or cleared differently in different Reset situations, as indicated in Table 18-3. These bits are used in software to determine the nature of the Reset.

A block diagram of the on-chip Reset circuit is shown in Figure 18-6.

A MCLR noise filter is provided in the MCLR Reset path. The filter detects and ignores small pulses.

Internally generated Resets do not drive MCLR pin low.

查询"DSPIC30F2020AT-30E"供应商

FIGURE 18-5: FRC TUNE DITHER LOGIC BLOCK DIAGRAM





FIGURE 18-6: RESET SYSTEM BLOCK DIAGRAM



查询"DSPIC30F2020AT-30E"供应商 18.7.1 POR: POWER-ON RESET

A power-on event will generate an internal POR pulse when a VDD rise is detected. The Reset pulse will occur at the POR circuit threshold voltage (VPOR), which is nominally 1.85V. The device supply voltage characteristics must meet specified starting voltage and rise rate requirements. The POR pulse will reset a POR timer and place the device in the Reset state. The POR also selects the device clock source identified by the oscillator configuration fuses. The POR circuit inserts a small delay, TPOR, which is nominally 10 μ s and ensures that the device bias circuits are stable. Furthermore, a user selected power-up time-out (TPWRT) is applied. The TPWRT parameter is based on Configuration bits and can be 0 ms (no delay), 4 ms, 16 ms or 64 ms. The total delay is at device power-up TPOR + TPWRT. When these delays have expired, SYSRST will be negated on the next leading edge of the Q1 clock, and the PC will jump to the Reset vector.

The timing for the SYSRST signal is shown in Figure 18-7 through Figure 18-9.

FIGURE 18-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)






FIGURE 18-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1



查询"DSPIC30F2020AT-30E"供应商

FIGURE 18-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



18.7.1.1 POR with Long Crystal Start-up Time (with FSCM Enabled)

The oscillator start-up circuitry is not linked to the POR circuitry. Some crystal circuits (especially low frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after the POR timer and the PWRT have expired:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has NOT expired (if a crystal oscillator is used).
- The PLL has not achieved a LOCK (if PLL is used).

If the FSCM is enabled and one of the above conditions is true, then a clock failure trap will occur. The device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the trap, ISR.


18.7.1.2 Operating without FSCM and PWRT

If the FSCM is disabled and the Power-up Timer (PWRT) is also disabled, then the device will exit rapidly from Reset on power-up. If the clock source is FRC or EC, it will be active immediately.

If the FSCM is disabled and the system clock has not started, the device will be in a frozen state at the Reset vector until the system clock starts. From the user's perspective, the device will appear to be in Reset until a system clock is available.

FIGURE 18-10: E

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R should be suitably chosen so as to make sure that the voltage drop across R does not violate the device's electrical specification.
 - 3: R1 should be suitably chosen so as to limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).
- Note: Dedicated supervisory devices, such as the MCP1XX and MCP8XX, may also be used as an external Power-on Reset circuit.

查询"DSPIC30F2020AT-30E"供应商

Table 18-3 shows the Reset conditions for the RCON register. Since the control bits within the RCON register are R/W, the information in the table implies that all the bits are negated prior to the action specified in the condition column.

Condition	Program Counter	TRAPR	IOPUWR	EXTR	SWR	WDTO	IDLE	SLEEP	POR
Power-on Reset	0x000000	0	0	0	0	0	0	0	1
MCLR Reset during normal operation	0x000000	0	0	1	0	0	0	0	0
Software Reset during normal operation	0x000000	0	0	0	1	0	0	0	0
MCLR Reset during Sleep	0x000000	0	0	1	0	0	0	1	0
MCLR Reset during Idle	0x000000	0	0	1	0	0	1	0	0
WDT Time-out Reset	0x000000	0	0	0	0	1	0	0	0
WDT Wake-up	PC + 2	0	0	0	0	1	0	1	0
Interrupt Wake-up from Sleep	PC + 2 ⁽¹⁾	0	0	0	0	0	0	1	0
Clock Failure Trap	0x000004	0	0	0	0	0	0	0	0
Trap Reset	0x000000	1	0	0	0	0	0	0	0
Illegal Operation Trap	0x000000	0	1	0	0	0	0	0	0

TABLE 18-3: INITIALIZATION CONDITION FOR RCON REGISTER CASE 1

Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.

Table 18-4 shows a second example of the bit conditions for the RCON register. In this case, it is not assumed the user has set/cleared specific bits prior to action specified in the condition column.

TABLE 18-4: INITIALIZATION CONDITION FOR RCON REGISTER CASE 2

Condition	Program Counter	TRAPR	IOPUWR	EXTR	SWR	WDTO	IDLE	SLEEP	POR
Power-on Reset	0x000000	0	0	0	0	0	0	0	1
MCLR Reset during normal operation	0x000000	u	u	1	0	0	0	0	u
Software Reset during normal operation	0x000000	u	u	0	1	0	0	0	u
MCLR Reset during Sleep	0x000000	u	u	1	u	0	0	1	u
MCLR Reset during Idle	0x000000	u	u	1	u	0	1	0	u
WDT Time-out Reset	0x000000	u	u	0	0	1	0	0	u
WDT Wake-up	PC + 2	u	u	u	u	1	u	1	u
Interrupt Wake-up from Sleep	PC + 2 ⁽¹⁾	u	u	u	u	u	u	1	u
Clock Failure Trap	0x000004	u	u	u	u	u	u	u	u
Trap Reset	0x000000	1	u	u	u	u	u	u	u
Illegal Operation Reset	0x000000	u	1	u	u	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.

查询"DSPIC30F2020AT-30E"供应商 18.8 Watchdog Timer (WDT)

18.8.1 WATCHDOG TIMER OPERATION

The primary function of the Watchdog Timer (WDT) is to reset the processor in the event of a software malfunction. The WDT is a free-running timer, which runs off an on-chip RC oscillator, requiring no external component. Therefore, the WDT timer will continue to operate even if the main processor clock (e.g., the crystal oscillator) fails.

18.8.2 ENABLING AND DISABLING THE WDT

The Watchdog Timer can be "enabled" or "disabled" only through a Configuration bit (FWDTEN) in the Configuration register FWDT.

Setting FWDTEN = 1 enables the Watchdog Timer. The enabling is done when programming the device. By default, after chip-erase, FWDTEN bit = 1. Any device programmer capable of programming dsPIC30F devices allows programming of this and other Configuration bits.

If enabled, the WDT will increment until it overflows or "times out". A WDT time-out will force a device Reset (except during Sleep). To prevent a WDT time-out, the user must clear the Watchdog Timer using a CLRWDT instruction.

If a WDT times out during Sleep, the device will wakeup. The WDTO bit in the RCON register will be cleared to indicate a wake-up resulting from a WDT time-out.

Setting FWDTEN = 0 allows user software to enable/ disable the Watchdog Timer via the SWDTEN (RCON<5>) control bit.

18.9 Power-Saving Modes

There are two power-saving states that can be entered through the execution of a special instruction, PWRSAV.

These are: Sleep and Idle.

The format of the PWRSAV instruction is as follows:

PWRSAV <parameter>, where 'parameter' defines Idle or Sleep mode.

18.9.1 SLEEP MODE

In Sleep mode, the clock to the CPU and peripherals is shutdown. If an on-chip oscillator is being used, it is shutdown.

The Fail-Safe Clock Monitor is not functional during Sleep, since there is no clock to monitor. However, LPRC clock remains active if WDT is operational during Sleep.

The processor wakes up from Sleep if at least one of the following conditions has occurred:

- any interrupt that is individually enabled and meets the required priority level
- any Reset (POR and MCLR)
- WDT time-out

On waking up from Sleep mode, the processor will restart the same clock that was active prior to entry into Sleep mode. When clock switching is enabled, bits COSC<2:0> will determine the oscillator source that will be used on wake-up. If clock switch is disabled, then there is only one system clock.

Note:	If a POR occurred, the selection of the
	oscillator is based on the FGS<2:0> and
	FPG<1:0> Configuration bits.

If the clock source is an oscillator, the clock to the device is held off until OST times out (indicating a stable oscillator). If PLL is used, the system clock is held off until LOCK = 1 (indicating that the PLL is stable). Either way, TPOR, TLOCK and TPWRT delays are applied.

If EC, FRC, oscillators are used, then a delay of TPOR (~10 μ s) is applied. This is the smallest delay possible on wake-up from Sleep.

Moreover, if LP oscillator was active during Sleep, and LP is the oscillator used on wake-up, then the start-up delay will be equal to TPOR. PWRT delay and OST timer delay are not applied. In order to have the smallest possible start-up delay when waking up from Sleep, one of these faster wake-up options should be selected before entering Sleep.

Any interrupt that is individually enabled (using the corresponding IE bit) and meets the prevailing priority level will be able to wake-up the processor. The processor will process the interrupt and branch to the ISR. The Sleep status bit in the RCON register is set upon wake-up.

All Resets will wake-up the processor from Sleep mode. Any Reset, other than POR, will set the Sleep status bit. In a POR, the Sleep bit is cleared.

If Watchdog Timer is enabled, then the processor will wake-up from Sleep mode upon WDT time-out. The Sleep and WDTO status bits are both set.

Note: In spite of various delays applied (ΤΡΟR, TLOCK and TPWRT), the crystal oscillator (and PLL) may not be active at the end of the time-out (e.g., for low frequency crystals). In such cases, if FSCM is enabled, the device will detect this as a clock failure and process the clock failure trap, the FRC oscillator will be enabled, and the user will have to re-enable the crystal oscillator. If FSCM is not enabled, then the device will simply suspend execution of code until the clock is stable, and will remain in Sleep until the oscillator clock has started.

查询"DSPIC30F2020AT-30E"供应商 18.9.2 IDLE MODE

In Idle mode, the clock to the CPU is shutdown while peripherals keep running. Unlike Sleep mode, the clock source remains active.

Several peripherals have a control bit in each module that allows them to operate during Idle.

LPRC fail-safe clock remains active if clock failure detect is enabled.

The processor wakes up from Idle if at least one of the following conditions is true:

- on any interrupt that is individually enabled (IE bit is '1') and meets the required priority level
- on any Reset (POR, MCLR)
- on WDT time-out

Upon wake-up from Idle mode, the clock is re-applied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction.

Any interrupt that is individually enabled (using IE bit) and meets the prevailing priority level will be able to wake-up the processor. The processor will process the interrupt and branch to the ISR. The Idle status bit in RCON register is set upon wake-up.

Any Reset, other than POR, will set the Idle status bit. On a POR, the Idle bit is cleared.

If Watchdog Timer is enabled, then the processor will wake-up from Idle mode upon WDT time-out. The Idle and WDTO status bits are both set.

Unlike wake-up from Sleep, there are no time delays involved in wake-up from Idle.

18.10 Device Configuration Registers

The Configuration bits in each device Configuration register specify some of the device modes and are programmed by a device programmer, or by using the In-Circuit Serial Programming (ICSP) feature of the device. Each device Configuration register is a 24-bit register, but only the lower 16 bits of each register are used to hold configuration data. There are four Configuration registers available to the user:

- 1. FOSC (0xF80000): Oscillator Configuration Register
- 2. FWDT (0xF80002): Watchdog Timer Configuration Register
- 3. FGS (0xF8000A): General Code Segment Configuration Register

The placement of the Configuration bits is automatically handled when you select the device in your device programmer. The desired state of the Configuration bits may be specified in the source code (dependent on the language tool used), or through the programming interface. After the device has been programmed, the application software may read the Configuration bit values through the table read instructions. For additional information, please refer to the programming specifications of the device.

Note: If the code protection configuration fuse bits (FGS<GCP> and FGS<GWRP>) have been programmed, an erase of the entire code-protected device is only possible at voltages $VDD \ge 4.5V$.

查询"DSPIC30F2020AT-30E"供应商 18.11 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. When the device has this feature enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

One of four pairs of Debug I/O pins may be selected by the user using configuration options in MPLAB IDE. These pin pairs are named EMUD/EMUC, EMUD1/ EMUC1, EMUD2/EMUC2 and EMUD3/EMUC3.

In each case, the selected EMUD pin is the Emulation/ Debug Data line, and the EMUC pin is the Emulation/ Debug Clock line. These pins will interface to the MPLAB ICD 2 module available from Microchip. The selected pair of Debug I/O pins is used by

MPLAB ICD 2 to send commands and receive responses, as well as to send and receive data. To use the in-circuit debugging function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGC, PGD and the selected EMUDx/EMUCx pin pair.

This gives rise to two possibilities:

- If EMUD/EMUC is selected as the debug I/O pin pair, then only a 5-pin interface is required, as the EMUD and EMUC pin functions are multiplexed with the PGD and PGC pin functions in all dsPIC30F devices.
- If EMUD1/EMUC1, EMUD2/EMUC2 or EMUD3/ EMUC3 is selected as the debug I/O pin pair, then a 7-pin interface is required, as the EMUDx/EMUCx pin functions (x = 1, 2 or 3) are not multiplexed with the PGD and PGC pin functions.

查询"[DSPI	<u>C3</u>	0F		20,	AT				应商				
	Reset State	ype of Reset.	OSWEN Depends on Configuration bits.	0000 0000 0000 0000	0000 0000 0000 0000	0 0000 0000 0	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000			Bit 1 Bit 0	POSCMD<1:0>	_
	Res	Depends on type of Reset	Depends on (000 0000	000 0000	0000 0000	000 0000	000 0000	000 0000			Bit 2 E	OSCIOFNC F	WDTPS<3:0>
	Bit 0	POR	OSWEN				ADCMD	OC2MD OC1MD	I			Bit 3		
	Bit 1			TUN<3:0>	TSEQ4<3:0>			OC2MD	I			Bit 4		FWPSA0
	Bit 2	IDLE	TSEQEN	TUN	TSEQ		Ι	Ι	I			Bit 5 E	FRANGE	– FV
	Bit 3	SLEEP	CF				SPI1MD	Ι	I				FRA	
	Bit 4	WDTO	PRCDEN				I	Ι	I			Bit 6	FCKSM<1:0>	WWDTEN
	Bit 5	SWDTEN	LOCK	TSEQ1<3:0>	TSEQ5<3:0>		U1MD	I		lds.		Bit 7	FCKS	FWDTEN
2X	Bit 6	SWR	I	TSEC	TSEC		I	Ι	Ι	r bit fie		Bit 8	1	Ι
ER MAP FOR dsPIC30F202X	Bit 7	EXTR	CLKLOCK			LFSR<14:0>	I2CMD	—	I	Refer to the " <i>dsPlC30F Family Reference Manual</i> " (DS70046) for descriptions of register bit fields.		Bit 9	1	I
3 dsPlo	Bit 8					LF		IC1MD		criptions		Bit 10	1	
AP FOI	Bit 9	1	NOSC<2:0>	<0:	<0>		PWMMD	Ι	I) for des	STER MAP	Elit 11		
ER MJ	Bit 10	1	ž	TSEQ2<3:0>	TSEQ6<3:0>				I	S70046	STER	Bit 12		Ι
SYSTEM INTEGRATION REGISTI	Bit 11				Г		T1MD		CMP_PSMD	anual" (D	DEVICE CONFIGURATION REGIS	Bit 13	Ι	Ι
ION R										ence Ma	ATION	Bit 14		Ι
GRAT	Bit 13 Bit 12		<2:0>				T3MD T2MD	-		ily Refer	=IGUR	Bit 15	I	Ι
M INTE	Bit 14 Bit	IOPUWR -	COSC<2:0>	TSEQ3<3:0>	TSEQ7<3:0>		– Т3	-		30F Fam	E CON	Bits 23-16		
YSTE		_	-	Τŝ	Τŝ		·			"dsPIC	EVICI		8	A
	Addr. Bit 15	0740 TRAPR	0742 —	0748	074A	074C —	0770	0772 —	0774 —	fer to the		Addr.	F80008	F8000A
TABLE 18-5:	SFR Name Ad	RCON 07	OSCCON 07	OSCTUN 07	OSCTUN2 07	LFSR 07	PMD1 07	PMD2 07	PMD3 07	Note: Ref	TABLE 18-6 :	File Name	FOSC	FWDT

FWDT		F8000A	I		Ι	Ι	I	I		I		- FWDTEN WV	≶
FPOR		F8000C	Ι	Ι					I		Ι		
FGS		F80004	Ι	Ι					I		I		
FOSCS	EL	FOSCSEL F80006	Ι		I			1	I		I		
Note:	Refe	er to the "d	Note: Refer to the " <i>dsPIC30F Family Reference Manual</i> " (DS70046) for descriptions of register bit fields.	mily Refere	ence Mar	ual" (DS	70046) f	or desci	riptions of	register	- bit fiel	ds.	
										I			

GSS0 GWRP FNOSC<1:0>

> I

I

1

FPWRT<2:0>

查询"DSPIC30F2020AT-30E"供应商 NOTES:

查询"DSPIC30F2020AT-30E"供应商 19.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046). For more information on the device instruction set and programming, refer to the "*dsPIC30F/ 33F Programmer's Reference Manual*" (DS70157).

The dsPIC30F instruction set adds many enhancements to the previous PICmicro[®] MCU instruction sets, while maintaining an easy migration from PICmicro MCU instruction sets.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode which specifies the instruction type, and one or more operands which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 19-1 shows the general symbols used in describing the instructions.

The dsPIC30F instruction set summary in Table 19-2 lists all the instructions along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value, or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication, and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift, specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions

All instructions are a single word, except for certain double word instructions, which were made double word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

查询"DSPIC30F2020AT-30E"供应商

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all Table Reads and Writes and RETURN/RETFIE instructions, which are single-word instructions, but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction, require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a singleword or two-word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the "dsPIC30F/33F Programmer's Reference Manual" (DS70157).

Field	Description				
#text	Means literal defined by "text"				
(text)	Means "content of text"				
[text]	Means "the location addressed by text"				
{ }	Optional field or operation				
<n:m></n:m>	Register bit field				
.b	Byte mode selection				
.d	Double Word mode selection				
.s	Shadow register select				
. w	Word mode selection (default)				
Acc	One of two accumulators {A, B}				
AWB	Accumulator write back destination address register \in {W13, [W13] + = 2}				
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$				
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Zero				
Expr	Absolute address, label or expression (resolved by the linker)				
f	File register address ∈ {0x00000x1FFF}				
lit1	1-bit unsigned literal $\in \{0,1\}$				
lit4	4-bit unsigned literal $\in \{015\}$				
lit5	5-bit unsigned literal $\in \{031\}$				
lit8	8-bit unsigned literal $\in \{0255\}$				
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode				
lit14	14-bit unsigned literal ∈ {016384}				
lit16	16-bit unsigned literal ∈ {065535}				
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'				
None	Field does not require an entry, may be blank				
OA, OB, SA, SB	DSP Status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate				
PC	Program Counter				
Slit10	10-bit signed literal ∈ {-512511}				
Slit16	16-bit signed literal ∈ {-3276832767}				
Slit6	6-bit signed literal \in {-1616}				

TABLE 19-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

查询"DSPIC30F2020AT-30E"供应商 TABLE 19-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers \in {W0W15}
Wns	One of 16 source working registers \in {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12],none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions $\in \{[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none \}$
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

查询"DSPIC30F2020AT-30E"供应商

TABLE 19-2:	INSTRUCTION SET OVERVIEW
-------------	--------------------------

Base Instr # Assembly Mnemonic		Assembly Syntax		Description	# of word s	# of cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SE
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SE
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
0	Brot	BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU,Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU,Expr	Branch if unsigned less than	1	1 (2)	None
				-	1		None
		BRA BRA	N,Expr NC,Expr	Branch if Negative Branch if Not Carry	1	1 (2) 1 (2)	None
		BRA	· · ·	Branch if Not Negative	1		None
			NN,Expr		-	1 (2)	
		BRA BRA	NOV,Expr	Branch if Not Overflow Branch if Not Zero	1	1 (2) 1 (2)	None
			NZ,Expr		1		None
		BRA	OA,Expr	Branch if accumulator A overflow	-	1 (2)	None
		BRA	OB,Expr	Branch if accumulator B overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA,Expr	Branch if accumulator A saturated	1	1 (2)	None
		BRA	SB,Expr	Branch if accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	DOFT	BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1	None

	.E 19-2:	INSTR	UCTION SET OVERVI		# ~ 4		
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of word s	# of cycles	Status Flags Affected
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
		COM	f,WREG	WREG = \overline{f}	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		СРВ	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - C)$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if \neq	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f -1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f -1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f -2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C, OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C, OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C, OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C, OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C, OV
31	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None
	-	DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm * Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm * Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB

Base Instr # Assembly Mnemonic				Description	# of word s	# of cycles	Status Flags Affected
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link frame pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm * Wn,Acc,Wx,Wxd,Wy,Wyd, AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm * Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG,f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC		Prefetch and store accumulator	1	1	None
48	MPY	MPY	Wm * Wn,Acc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY	Wm * Wm,Acc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N	Wm * Wn,Acc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm * Wm,Acc,Wx,Wxd,Wy,Wyd, AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None

Base Instr #	Assembly Mnemonic			Description	# of word s	# of cycles	Status Flags Affected
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
00	ILEO	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
01	TILLITO .	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
00	NNO	RRC	f.WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	With a Rotate Right through Carry Ws	1	1	C,N,Z
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
00	KNIC	RRNC	f.WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	With a Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
07	0.00	SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign extended Ws	1	1	C,N,Z
69	SETM			f = 0xFFFF			
09	SETIM	SETM	f W/REC	WREG = 0xFFFF	1	1	None
		SETM	WREG				None
70	OFTAC	SETM SFTAC	Ws	Ws = 0xFFFF Arithmetic Shift Accumulator by (Wn)	1	1	None
70	SFTAC		Acc,Wn		1		OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of word s	# of cycles	Status Flags Affected
72 SUB		SUB	Асс	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f - WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG - f - (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink frame pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C,Z,N

查询"DSPIC30F2020AT-30E"供应商 20.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

20.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

查询"DSPIC30F2020AT-30E"供应商 20.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

20.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 family of microcontrollers and the dsPIC30, dsPIC33 and PIC24 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

20.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

20.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

20.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PICmicro MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

查询"DSPIC30F2020AT-30E"供应商 20.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

20.8 MPLAB ICE 4000 High-Performance In-Circuit Emulator

The MPLAB ICE 4000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for high-end PICmicro MCUs and dsPIC DSCs. Software control of the MPLAB ICE 4000 In-Circuit Emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, and up to 2 Mb of emulation memory.

The MPLAB ICE 4000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

20.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost-effective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

20.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

查询"DSPIC30F2020AT-30E"供应商 20.11 PICSTART Plus Development

Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PICmicro devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

20.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

20.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PICmicro MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

查询"DSPIC30F2020AT-30E"供应商

21.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC30F electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

For detailed information about the dsPIC30F architecture and core, refer to "*dsPIC30F Family Reference Manual*" (DS70046).

Absolute maximum ratings for the device family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR) ⁽¹⁾	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +5.5V
Voltage on MCLR with respect to Vss ⁽¹⁾	0.3V to (VDD + 0.3V)
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	
Input clamp current, Iк (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	
Maximum current sourced by all ports ⁽²⁾	200 mA

- Note 1: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.
 - **2:** Maximum allowable current is a function of device maximum power dissipation. See Table 21-2.

[†]NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

21.1 DC Characteristics

TABLE 21-1: OPERATING MIPS VS. VOLTAGE

Voo Benge	Tomp Dongo	Max MIPS					
VDD Range	Temp Range	dsPIC30FXXX-30I	dsPIC30FXXX-20I	dsPIC30FXXX-20E			
4.5-5.5V	-40°C to 85°C	30	20	—			
4.5-5.5V	-40°C to 125°C	—	—	20			
3.0-3.6V	-40°C to 85°C	20	15	—			
3.0-3.6V	-40°C to 125°C	_	—	15			

查询"DSPIC30F2020AT-30E"供应商

TABLE 21-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit	
dsPIC30F1010/202X-30I						
Operating Junction Temperature Range	TJ	-40		+125	°C	
Operating Ambient Temperature Range	TA	-40		+85	°C	
dsPIC30F1010/202X-20I						
Operating Junction Temperature Range	TJ	-40		+150	°C	
Operating Ambient Temperature Range	TA	-40		+85	°C	
dsPIC30F1010/202X-20E						
Operating Junction Temperature Range	TJ	-40		+150	°C	
Operating Ambient Temperature Range	TA	-40		+125	°C	
Power Dissipation: Internal chip power dissipation: $P_{INT} = V_{DD} \times (I_{DD} - \sum I_{OH})$	PD	PINT + PI/O			W	
I/O Pin power dissipation: $P_{I'O} = \sum (\{V_{DD} - V_{OH}\} \times I_{OH}) + \sum (V_{OL} \times I_{OL})$						
Maximum Allowed Power Dissipation	PDMAX	٦)	$J - TA) / \theta$	JA	W	

TABLE 21-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 28-pin SOIC (SO)	θја	48.3		°C/W	1
Package Thermal Resistance, 28-pin QFN	θја	33.7		°C/W	1
Package Thermal Resistance, 28-pin SPDIP (SP)	θја	42		°C/W	1
Package Thermal Resistance, 44-pin QFN	θја	28		°C/W	1
Package Thermal Resistance, 44-pin TQFP	θja	39.3		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-ja (θ JA) numbers are achieved by package simulations.

TABLE 21-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS				Standard Operating Conditions: 3.3V and 5.0V (\pm 10%)(unless otherwise stated)Operating temperature-40°C \leq TA \leq +85°C for Industrial-40°C \leq TA \leq +125°C for Extended					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Operatir	ng Voltage	(2)							
DC10	Vdd	Supply Voltage	3.0	—	5.5	V	Industrial temperature		
DC11	Vdd	Supply Voltage	4.5	_	5.5	V	Extended temperature		
DC12	Vdr	RAM Data Retention Voltage ⁽³⁾		1.5		V			
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	—	V			
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05			V/ms	0-5V in 0.1 sec 0-3V in 60 ms		

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

3: This is the limit to which VDD can be lowered without losing RAM data.

查询"DSPIC30F2020AT-30E"供应商 TABLE 21-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.3V and 5.0V (\pm10\%) \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Typical ⁽¹⁾	Max	Units		Conditions				
Operating Cur	rent (IDD) ⁽²⁾								
DC20a	12	_	mA	25°C					
DC20b	14	_	mA	85°C	3.3V	FRC 4.9 MIPS			
DC20c	—	_	mA	125°C					
DC20e	18	_	mA	25°C					
DC20f	20	—	mA	85°C	5V	FRC 4.9 MIPS			
DC20g	—	_	mA	125°C					
DC23a	45	—	mA	25°C					
DC23b	48	81	mA	85°C	3.3V	20 MIPS, 32X PLL			
DC23c	—	—	mA	125°C					
DC23e	100	_	mA	25°C		30 MIPS, 32X PLL			
DC23f	104	212	mA	85°C	5V				
DC23g	—	_	mA	125°C					
DC30a	18	_	mA	25°C					
DC30b	20	_	mA	85°C	3.3V	FRC 7.3 MIPS			
DC30c	—	_	mA	125°C					
DC30e	22	_	mA	25°C					
DC30f	24	_	mA	85°C	5V	FRC 7.3 MIPS			
DC30g	—	_	mA	125°C					
DC31a	45	_	mA	25°C					
DC31b	48	81	mA	85°C	3.3V	FRC 20 MIPS, 32X PLL			
DC31c			mA	125°C					
DC31e	100	—	mA	25°C					
DC31f	104	212	mA	85°C	5V	FRC 30 MIPS, 32X PLL			
DC31g	—		mA	125°C					

Note 1: Data in "Typical" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as Inputs and pulled to VDD. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, Program Memory and Data Memory are operational. No peripheral modules are operating.

查询"DSPIC30F2020AT-30E"供应商 TABLE 21-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.3V and 5.0V (\pm 10\%) \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions					
Idle Current (li	DLE): Core OF	F Clock ON	Base Curren	t ⁽²⁾					
DC40a	9	—	mA	25°C					
DC40b	—	—	mA	85°C	3.3V	FRC 4.9 MIPS			
DC40c	—	—	mA	125°C					
DC40e	16	_	mA	25°C					
DC40f	—	_	mA	85°C	5V	FRC 4.9 MIPSe			
DC40g	—	_	mA	125°C					
DC43a	23	_	mA	25°C					
DC43b	—	46	mA	85°C	3.3V	20 MIPS, 32X PLL			
DC43c	—	_	mA	125°C					
DC43e	58	_	mA	25°C					
DC43f	—	47	mA	85°C	5V	30 MIPS, 32X PLL			
DC43g	—	_	mA	125°C					
DC50a	13	_	mA	25°C					
DC50b	—	_	mA	85°C	3.3V	FRC 7.3 MIPS			
DC50c	—	_	mA	125°C					
DC50e	18	_	mA	25°C					
DC50f	_	_	mA	85°C	5V	FRC 7.3 MIPS			
DC50g	—		mA	125°C					
DC51a	23	_	mA	25°C					
DC51b	_	46	mA	85°C	3.3V	FRC 20 MIPS, 32X PLL			
DC51c	—	_	mA	125°C					
DC51e	58	_	mA	25°C					
DC51f	—	87	mA	85°C	5V	FRC 30 MIPS, 32X PLL			
DC51g	—	_	mA	125°C					

Note 1: Data in "Typical" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with Core off, Clock on and all modules turned off.

查询"DSPIC30F2020AT-30E"供应商 TABLE 21-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	TERISTICS		(unless oth	perating Con erwise state emperature						
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions						
Power-Down Current (IPD) ⁽²⁾										
DC60a	3	_	μΑ	25°C						
DC60b	5	_	μΑ	85°C	3.3V	- Base Power-Down Current ⁽³⁾				
DC60c	8	_	μΑ	125°C						
DC60e	4	_	μΑ	25°C						
DC60f	7	_	μΑ	85°C	5V					
DC60g	14	_	μΑ	125°C						
DC61a	18	_	μΑ	25°C						
DC61b	—	_	μΑ	85°C	3.3V					
DC61c	—	_	μΑ	125°C		Wetchdog Timer Current: Alwor(3)				
DC61e	35	_	μΑ	25°C		- Watchdog Timer Current: ∆IwDT ⁽³⁾				
DC61f	—		μΑ	85°C	5V					
DC61g	_	_	μA	125°C	1					

Note 1: Data in the Typical column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shutdown. All I/Os are configured as inputs and pulled high. WDT, etc. are all switched off.

3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

查询"DSPIC30F2020AT-30E"供应商 TABLE 21-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 3.3V and 5.0V (\pm 10%)(unless otherwise stated)Operating temperature-40°C \leq TA \leq +85°C for Industrial-40°C \leq TA \leq +125°C for Extended					
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max Units			Units	Conditions		
	VIL	Input Low Voltage ⁽²⁾							
DI10		I/O pins: with Schmitt Trigger buffer	Vss	_	0.2 Vdd	V			
DI15		MCLR	Vss	—	0.2 Vdd	V			
DI16		OSC1 (in XT, HS and LP modes)	Vss	—	0.2 Vdd	V			
DI17		OSC1 (in RC mode) ⁽³⁾	Vss	—	0.3 Vdd	V			
DI18		SDA, SCL	Vss	—	0.3 Vdd	V	SM bus disabled		
DI19		SDA, SCL	Vss	—	0.2 Vdd	V	SM bus enabled		
	Viн	Input High Voltage ⁽²⁾							
DI20		I/O pins: with Schmitt Trigger buffer	0.8 Vdd	_	Vdd	V			
DI25		MCLR	0.8 Vdd	—	Vdd	V			
DI26		OSC1 (in XT, HS and LP modes)	0.7 Vdd	—	Vdd	V			
DI27		OSC1 (in RC mode) ⁽³⁾	0.9 Vdd	—	Vdd	V			
DI28		SDA, SCL	0.7 Vdd	—	Vdd	V	SM bus disabled		
DI29		SDA, SCL	0.8 Vdd		Vdd	V	SM bus enabled		
	lı∟	Input Leakage Current ⁽²⁾⁽⁴⁾⁽⁵⁾							
DI50		I/O ports	_	0.01	±1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance		
DI51		Analog input pins	_	0.50	—	μA	Vss ≤ VPıN ≤ VDD, Pin at high-impedance		
DI55		MCLR	—	0.05	±5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$		
DI56		OSC1	_	0.05	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP Osc mode		

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

3: In RC oscillator configuration, the OSC1/CLK1 pin is a Schmitt Trigger input. It is not recommended that the dsPIC30F device be driven with an external clock while in RC mode.

4: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

5: Negative current is defined as current sourced by the pin.

查询"DSPIC30F2020AT-30E"供应商 TABLE 21-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.3V and 5.0V (±10%)(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions					
	Vol	Output Low Voltage ⁽²⁾						
DO10		I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 5V	
			—	_	TBD	V	IOL = 2.0 mA, VDD = 3V	
DO16		OSC2/CLKOUT	—	—	0.6	V	IOL = 1.6 mA, VDD = 5V	
		(RC or EC Osc mode)	—	_	TBD	V	IOL = 2.0 mA, VDD = 3V	
	Voн	Output High Voltage ⁽²⁾						
DO20		I/O ports	Vdd - 0.7		_	V	IOH = -3.0 mA, VDD = 5V	
			TBD	_	_	V	IOH = -2.0 mA, VDD = 3V	
DO26		OSC2/CLKOUT	Vdd - 0.7	_	_	V	IOH = -1.3 mA, VDD = 5V	
		(RC or EC Osc mode)	TBD		_	V	IOH = -2.0 mA, VDD = 3V	
		Capacitive Loading Specs on Output Pins ⁽²⁾						
DO50	Cosc2	OSC2 pin	_	—	15	pF	In XTL, XT, HS and LP modes when external clock is used to drive OSC1.	
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	RC or EC Osc mode	
DO58	Св	SCL, SDA	—	—	400	pF	In I ² C mode	

Legend: TBD = To Be Determined

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

TABLE 21-10: DC CHARACTERISTICS: PROGRAM AND EEPROM

DC CHARACTERISTICS			Standard Operating Conditions: 3.3V and 5.0V (±10%)(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions	
		Program Flash Memory ⁽²⁾						
D130	Eр	Cell Endurance	10K	100K	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VMIN = Minimum operating voltage	
D132	VEB	VDD for Bulk Erase	4.5	_	5.5	V		
D133	VPEW	VDD for Erase/Write	3.0	—	5.5	V		
D134	TPEW	Erase/Write Cycle Time	—	2	_	ms		
D135	TRETD	Characteristic Retention	40	100	_	Year	Provided no other specifications are violated	
D136	Тев	ICSP Block Erase Time	—	4	_	ms		
D137	IPEW	IDD During Programming	—	10	30	mA	Row Erase	
D138	lев	IDD During Programming	—	10	30	mA	Bulk Erase	

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

2: These parameters are characterized but not tested in manufacturing.

查询"DSPIC30F2020AT-30E"供应商

21.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC30F AC characteristics and timing parameters.

TABLE 21-11: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.3V and 5.0V (±10%) (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
	$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
	Operating voltage VDD range as described in DC Spec Section 21.0.						

FIGURE 21-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





FIGURE 21-2: EXTERNAL CLOCK TIMING



查询"DSPIC30F2020AT-30E"供应商 TABLE 21-12: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.3V and 5.0V (±10%)(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	ol Characteristic Min Typ ⁽¹⁾ Max Units				Units	Conditions	
OS10	Fosc	External CLKI Frequency ⁽²⁾ (External clocks allowed only in EC mode)	9.55 9.55	_	15.00 15.00	MHz MHz	EC EC with 32x PLL	
		Oscillator Frequency ⁽²⁾	9.55 9.55	_	15.00 15.00	MHz MHz	HS FRC internal	
OS20	Tosc	Tosc = 1/Fosc	—	—	_	_	See parameter OS10 for Fosc value	
OS25	Тсү	Instruction Cycle Time ⁽²⁾⁽³⁾	33	_	DC	ns		
OS30	TosL, TosH	External Clock ⁽²⁾ in (OSC1) High or Low Time	.45 x Tosc	_	_	ns	EC	
OS31	TosR, TosF	External Clock ⁽²⁾ in (OSC1) Rise or Fall Time	—	_	20	ns	EC	
OS40	TckR	CLKOUT Rise Time ⁽²⁾⁽⁴⁾	—	6	10	ns		
OS41	TckF	CLKOUT Fall Time ⁽²⁾⁽⁴⁾	—	6	10	ns		

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

- 3: Instruction cycle period (Tcr) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLK1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
- 4: Measurements are taken in EC or ERC modes. The CLKOUT signal is measured on the OSC2 pin. CLKOUT is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

查询"DSPIC30F2020AT-30E"供应商 TABLE 21-13: PLL CLOCK TIMING SPECIFICATIONS (Vpd = 3.0 AND 5.0V)

AC CHARACTERISTICS			(unless ot	Standard Operating Conditions: 3.3V and 5.0V (±10%)(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol Characteristic			Min	Тур ⁽²⁾	Max	Units	Conditions	
OS50	Fplli	PLL Input Frequency Range ⁽²⁾		9.55		15	MHz	EC, HS modes with PLL x32	
OS51	Fsys	On-chip PLL Output	2)	305	—	480	MHz	EC, HS modes with PLL x32	
OS52	TLOC	PLL Start-up Time (L	ock Time)	_	20	50	μs		
OS53	DCLK	CLKOUT Stability (Jitter)		TBD	1	TBD	%	Measured over 100 ms period	

Legend: TBD = To Be Determined

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

Clock Oscillator Mode	Fosc (MHz) ⁽¹⁾	Τ C Υ (μsec) ⁽²⁾	MIPS ⁽³⁾ w/o PLL	MIPS ⁽⁴⁾ w/PLL x32
EC	10	0.2	5.0	20
	15	0.133	7.5	30
HS	10	0.2	5.0	20
	15	0.133	7.5	30

TABLE 21-14: INTERNAL CLOCK TIMING EXAMPLES

Note 1: Assumption: Oscillator Postscaler is divide by 1.

2: Instruction Execution Cycle Time: TcY = 1 / MIPS.

3: Instruction Execution Frequency without PLL: MIPS = Fosc / 2 (since there are 2 Q clocks per instruction cycle).

4: Instruction Execution Frequency with PLL: MIPS = (Fosc * 2).

查询"DSPIC30F2020AT-30E"供应商

TABLE 21-15: AC CHARACTERISTICS: INTERNAL RC ACCURACY

АС СНА	RACTERISTICS	Standard Operating Conditions: 3.3V and 5.0V (\pm 10%)(unless otherwise stated)Operating temperature-40°C \leq TA \leq +85°C for industrial-40°C \leq TA \leq +125°C for Extended								
Param No.	Characteristic	Min	Тур	Max	Units	Conditions				
Internal FRC Accuracy @ FRC Freq = 9.7 MHz ⁽¹⁾										
	FRC		TBD		%	+25°C	VDD = 3.0-3.6V			
			TBD		%	+25°C	VDD = 4.5-5.5V			
			TBD		%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V			
			TBD		%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 4.5-5.5V			
			TBD		%	$-40^{\circ}C \le TA \le +125^{\circ}C$	VDD = 4.5-5.5V			
	Internal FRC Accuracy @	D FRC Fr	eq = 14.5	55 MHz ⁽¹⁾)					
	FRC		TBD		%	+25°C	VDD = 3.0-3.6V			
			TBD		%	+25°C	VDD = 4.5-5.5V			
			TBD		%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V			
			TBD		%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 4.5-5.5V			
			TBD		%	$-40^{\circ}C \le TA \le +125^{\circ}C$	VDD = 4.5-5.5V			

Legend: TBD = To Be Determined

Note 1: Frequency calibrated at 25°C and 5V. TUN bits can be used to compensate for temperature drift.

TABLE 21-16: AC CHARACTERISTICS: INTERNAL RC JITTER


АС СНА	RACTERISTICS	Standard Operating Conditions: 3.3V and 5.0V (±10%)(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param No.	Characteristic	Min	Тур	Max	Units	Conditions				
Internal FRC Jitter @ FRC Freq = 9.7 MHz ⁽¹⁾										
	FRC		TBD		%	+25°C	VDD = 3.0-3.6V			
			TBD		%	+25°C	VDD = 4.5-5.5V			
			TBD		%	$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$	VDD = 3.0-3.6V			
			TBD		%	$-40^{\circ}\text{C} \le T\text{A} \le +85^{\circ}\text{C}$	VDD = 4.5-5.5V			
			TBD		%	$-40^{\circ}C \le TA \le +125^{\circ}C$	VDD = 4.5-5.5V			
	Internal FRC Jitter @ FR	C Freq =	14.55 M	Hz ⁽¹⁾						
	FRC		TBD		%	+25°C	VDD = 3.0-3.6V			
			TBD		%	+25°C	VDD = 4.5-5.5V			
			TBD		%	$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$	VDD = 3.0-3.6V			
			TBD		%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 4.5-5.5V			
			TBD		%	$-40^{\circ}C \le TA \le +125^{\circ}C$	VDD = 4.5-5.5V			

Legend: TBD = To Be Determined

Note 1: Frequency calibrated at 25°C and 5V. TUN bits can be used to compensate for temperature drift.

查询"DSPIC30F2020AT-30E"供应商

FIGURE 21-3: CLKOUT AND I/O TIMING CHARACTERISTICS



	ACTERISTI	<u></u>	Standard Ope (unless other	-		3.3V an	d 5.0V (±	±10%)
AC CHAR	ACTERISTI	63	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characterist	ic ⁽¹⁾⁽²⁾⁽³⁾	Min	Typ ⁽⁴⁾	Max	Units	Conditions
DO31	TIOR	Port output rise time		—	10	25	ns	_
DO32	TIOF	Port output fall time		—	10	25	ns	—
DI35	TINP	INTx pin high or low t	20	—		ns	—	
DI40	Trbp	CNx high or low time	2 TCY	—	_	ns	_	


Note 1: These parameters are asynchronous events not related to any internal clock edges

2: Measurements are taken in RC mode and EC mode where CLKOUT output is 4 x Tosc.

3: These parameters are characterized but not tested in manufacturing.

4: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 21-4: **RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP** TIMER TIMING CHARACTERISTICS Vdd -SY12 MCLR SY10 Internal POR -SY11 --PWRT Time-out -SY30 OSC Time-out



查询"DSPIC30F2020AT-30E"供应商

TABLE 21-18:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERAND TIMING REQUIREMENTS

AC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.3V and 5.0V (±10%)(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SY10	TmcL	MCLR Pulse Width (low)	2			μs	-40°C to +85°C		
SY11	Tpwrt	Power-up Timer Period	TBD TBD TBD TBD	0 4 16 64	TBD TBD TBD TBD	ms	-40°C to +85°C User programmable		
SY12	TPOR	Power-On Reset Delay	3	10	30	μs	-40°C to +85°C		
SY13	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	—	0.8	1.0	μs			
SY20	Twdt1	Watchdog Timer Time-out Period (No Prescaler)	1.6	2.2	3.0	ms	VDD = 5V, -40°C to +85°C		
	TWDT2		1.7	2.2	3.1	ms	VDD = 3V, -40°C to +85°C		
SY30	Tost	Oscillation Start-up Timer Period	—	1024 Tosc	_	—	Tosc = OSC1 period		
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500		μs	-40°C to +85°C		

Legend: TBD = To Be Determined

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

TABLE 21-19: BAND GAP START-UP TIME REQUIREMENTS

АС СНА	-40°C ≤ TA ≤ +125°C fc					ns: 3.3V and 5.0V (±10%) C \leq TA \leq +85°C for Industrial C \leq TA \leq +125°C for Extended	
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
SY40	Tbgap	Band Gap Start-up Time		40	65	μs	Defined as the time between the instant that the band gap is enabled and the moment that the band gap reference voltage is stable. RCON<13> status bit.

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

© 2006 Microchip Technology Inc.

Standard Operating Conditions:

АС СНА	RACTERIST	ICS		(unles	ard Operating of source of the second	ated) e -40°	°C ≤ TA ≤ ·	+85°C f	0V (±10%) or Industrial for Extended
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions
TA10	ТтхН	TxCK High Time	Synchronous, no prescaler		0.5 TCY + 20	_	—	ns	Must also meet parameter TA15
			Synchronous, with prescaler		10		—	ns	
			Asynchro	onous	10	_	_	ns	
TA11	ΤτxL	TxCK Low Time	Synchronous, no prescaler		0.5 Tcy + 20		—	ns	Must also meet parameter TA15
			Synchronous, with prescaler		10	_	—	ns	
			Asynchro	onous	10		_	ns	
TA15	ΤτχΡ	TxCK Input Period	Synchron no presc		Tcy + 10		—	ns	
			Synchron with pres		Greater of: 20 ns or (TCY + 40)/N		—	—	N = prescale value (1, 8, 64, 256)
			Asynchro	onous	20		_	ns	
OS60	Ft1	SOSC1/T1CK oscil frequency range (os by setting bit TCS (lator input scillator enabled		DC		50	kHz	
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY		1.5 TCY	_	

查询"DSPIC30F2020AT-30E"供应商 TABLE 21-21: TIMER2 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	RACTERIST	TICS		(unles	ard Operating s otherwise st ting temperatur	t ated) re -40°	°C ≤ TA ≤ ·	+85°C f	0V (±10%) or Industrial for Extended
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions
TB10	TtxH	TxCK High Time	no prescaler		0.5 Tcy + 20		—	ns	Must also meet parameter TB15
			Synchronous, with prescaler		10		—	ns	
TB11	TtxL	TxCK Low Time	Synchronous, no prescaler		0.5 Tcy + 20	_	—	ns	Must also meet parameter TB15
			Synchro with pres		10	_	—	ns	
TB15	TtxP	TxCK Input Period	Synchro no preso		Tcy + 10	_	—	ns	N = prescale value (1, 8, 64, 256)
			Synchronous, with prescaler		Greater of: 20 ns or (TcY + 40) / N				
TB20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY		1.5 TCY	_	

TABLE 21-22: TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

				(unles	ard Operating (s otherwise stating temperature	a ted) ə -40°	$C \le TA \le C$	+85°C 1	0V (±10%) for Industrial c for Extended
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions
TC10	TtxH	TxCK High Time	Synchronous		0.5 TCY + 20		_	ns	Must also meet parameter TC15
TC11	TtxL	TxCK Low Time	Synchronous		0.5 TCY + 20	—	—	ns	Must also meet parameter TC15
TC15	TtxP	TxCK Input Period	Synchron no presc		Tcy + 10		—	ns	N = prescale value (1, 8, 64, 256)
			Synchronous, with prescaler		Greater of: 20 ns or (TcY + 40) / N				
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 TCY	—	

查询"DSPIC30F2020AT-30E"供应商 FIGURE 21-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS

TABLE 21-23: INPUT CAPTURE TIMING REQUIREMENTS

AC CHA	RACTERI	STICS	(unless otherwis	Standard Operating Conditions: 3.3V and 5.0V (±10%)(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min	Max	Units	Conditions				
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 TCY + 20	_	ns					
			With Prescaler	10	_	ns					
IC11	ТссН	ICx Input High Time	No Prescaler	0.5 Tcy + 20		ns					
			With Prescaler	10	_	ns					
IC15	TccP	ICx Input Period	•	(2 TCY + 40) / N		ns	N = prescale value (1, 4, 16)				

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 21-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 21-24: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА	RACTER	ISTICS	(unless	d Operati otherwis ng temper	e stated) ature -40	°C ≤ TA ≤	V and 5.0V (±10%) ≤ +85°C for Industrial ≤ +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions
OC10	TccF	OCx Output Fall Time	_	—		ns	See parameter D032
OC11	TccR	OCx Output Rise Time	—	—		ns	See parameter D031

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

查询"DSPIC30F2020AT-30E"供应商

FIGURE 21-9: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 21-25: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS				(unless	rd Operat otherwis ng tempe	se stated rature) ∙40°C ≤ TA ≤ +8	nd 5.0V (±10%) 35°C for Industrial 25°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾ Max Units Conditions				onditions
OC15	Tfd	Fault Input to PWM I/O	_	—	25	ns	Vdd = 3V	-40°C to +85°C
		Change			TBD	ns	VDD = 5V	
OC20	TFLT	Fault Input Pulse Width	—	—	50	ns	Vdd = 3V	-40°C to +85°C
					TBD	ns	VDD = 5V	

Legend: TBD = To Be Determined

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

查询"DSPIC30F2020AT-30E"供应商

FIGURE 21-10: SMPS PWM MODULE FAULT TIMING CHARACTERISTICS




FIGURE 21-11: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS




TABLE 21-26: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

АС СНА	RACTERIS	TICS	(unless	Standard Operating Conditions: 3.3V and 5.0V (±10%)(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions				
MP10	TFPWM	PWM Output Fall Time	_	10	25	ns	Vdd = 5V	-40°C to +85°C			
MP11	TrPWM	PWM Output Rise Time	_	10	25	ns	Vdd = 5V	-40°C to +85°C			
MP12	TFPWM	PWM Output Fall Time	_	TBD	TBD	ns	Vdd = 3V	-40°C to +85°C			
MP13	TrPWM	PWM Output Rise Time	_	TBD	TBD	ns	Vdd = 3V	-40°C to +85°C			
MP20	Tfd	Fault Input \downarrow to PWM	_	—	25	ns	Vdd = 3V	-40°C to +85°C			
IVIF20		I/O Change			TBD	ns	Vdd = 5V				
MP30	Тғн	Minimum Pulse Width	_	—	50	ns	Vdd = 3V	-40°C to +85°C			
					TBD	ns	VDD = 5V				

Legend: TBD = To Be Determined

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 21-12: SPI MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS




TABLE 21-27: SPI MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CH	IARACTERIS	STICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Para m No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Мах	Units	Conditions		
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tcy / 2	_	_	ns	—		
SP11	TscH	SCKx Output High Time ⁽³⁾	Tcy / 2	_	_	ns	—		
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	—	—	—	ns	See parameter D032		
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	—	—		ns	See parameter D031		
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾	—	—	_	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽⁴⁾	—	_	_	ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	—	30	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20			ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20		_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI pins.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 21-13: SPI MODULE MASTER MODE (CKE =1) TIMING CHARACTERISTICS




TABLE 21-28: SPI MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.3V and 5.0V (\pm 10\%) \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP10	TscL	SCKx output low time ⁽³⁾	Tcy / 2	—		ns	_	
SP11	TscH	SCKx output high time ⁽³⁾	Tcy / 2	_	_	ns	—	
SP20	TscF	SCKx output fall time ⁽⁴⁾	_	—	_	ns	See parameter D032	
SP21	TscR	SCKx output rise time ⁽⁴⁾	_	—	_	ns	See parameter D031	
SP30	TdoF	SDOx data output fall time ⁽⁴⁾	—	—	_	ns	See parameter D032	
SP31	TdoR	SDOx data output rise time ⁽⁴⁾	—	—	_	ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx data output valid after SCKx edge	—	—	30	ns	—	
SP36	TdoV2sc, TdoV2scL	SDOx data output setup to first SCKx edge	30	—	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup time of SDIx data input to SCKx edge	20	—	—	ns	—	
SP41	TscH2diL, TscL2diL	Hold time of SDIx data input to SCKx edge	20	—	_	ns	—	

 $\label{eq:Note 1: These parameters are characterized but not tested in manufacturing.$

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI pins.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 21-14: SPI MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS





TABLE 21-29: SPI MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	_	_	ns	—	
SP71	TscH	SCKx Input High Time	30	_		ns	—	
SP72	TscF	SCKx Input Fall Time ⁽³⁾	—	10	25	ns	—	
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—	
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	—	—	_	ns	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—	—	_	ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20		_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20		_	ns	—	
SP50	TssL2scH, TssL2scL	SSx↓ to SCKx↑ or SCKx↓ Input	120		_	ns	—	
SP51	TssH2doZ	SSx↑ to SDOx Output High-impedance ⁽³⁾	10	_	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCK Edge	1.5 Tcy + 40	—	_	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- **3:** Assumes 50 pF load on all SPI pins.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 21-15: SPI MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS



查询"DSPIC30F2020AT-30E"供应商 TABLE 21-30: SPI MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30			ns	_	
SP71	TscH	SCKx Input High Time	30	_	_	ns	—	
SP72	TscF	SCKx Input Fall Time ⁽³⁾	—	10	25	ns	—	
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—	
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	—	-	_	ns	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—	—	_	ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SS}x\downarrow$ to SCKx \downarrow or SCKx \uparrow input	120	_		ns	_	
SP51	TssH2doZ	SS↑ to SDOx Output High-impedance ⁽⁴⁾	10	_	50	ns	-	
SP52	TscH2ssH TscL2ssH	SSx↑ after SCKx Edge	1.5 TCY + 40	—	_	ns	_	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns	-	


Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


3: The minimum clock period for SCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI pins.

查询"DSPIC30F2020AT-30E"供应商 FIGURE 21-16: I²C™ BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)







查询"DSPIC30F2020AT-30E"供应商 TABLE 21-31: 1²C™ BUS DATA TIMING REQUIREMENTS (MASTER MODE)


AC CHA		ISTICS		Standard Operatin (unless otherwise Operating tempera	stated) ture -40)°C ≤ Ta ≤	V and 5.0V (±10%) +85°C for Industrial +125°C for Extended
Param No.	Symbol	Charac	teristic	Min ⁽¹⁾	Max	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy / 2 (BRG + 1)		μs	_
			400 kHz mode	Tcy / 2 (BRG + 1)		μs	_
			1 MHz mode ⁽²⁾	Tcy / 2 (BRG + 1)	—	μs	_
IM11	THI:SCL	Clock High Time	100 kHz mode	TCY / 2 (BRG + 1)	_	μs	—
			400 kHz mode	Tcy / 2 (BRG + 1)	_	μs	—
			1 MHz mode ⁽²⁾	TCY / 2 (BRG + 1)	-	μs	_
IM20	TF:SCL SDA and SCL		100 kHz mode	—	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	—	100	ns	
IM21	TR:SCL	SDA and SCL	100 kHz mode		1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾		300	ns	
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_
		Setup Time	400 kHz mode	100		ns	
			1 MHz mode ⁽²⁾	TBD	_	ns	
IM26	THD:DAT	Data Input	100 kHz mode	0	_	ns	_
	Hold Time	400 kHz mode	0	0.9	μs		
			1 MHz mode ⁽²⁾	TBD		ns	
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy / 2 (BRG + 1)	_	μs	Only relevant for
		Setup Time	400 kHz mode	Tcy / 2 (BRG + 1)		μs	repeated Start
			1 MHz mode ⁽²⁾	TCY / 2 (BRG + 1)	_	μs	condition
IM31	THD:STA	Start Condition	100 kHz mode	Tcy / 2 (BRG + 1)		μs	After this period the
		Hold Time	400 kHz mode	Tcy / 2 (BRG + 1)		μs	first clock pulse is
			1 MHz mode ⁽²⁾	TCY / 2 (BRG + 1)	_	μs	generated
IM33	TSU:STO	Stop Condition	100 kHz mode	Tcy / 2 (BRG + 1)		μs	_
		Setup Time	400 kHz mode	Tcy / 2 (BRG + 1)		μs	
			1 MHz mode ⁽²⁾	Tcy / 2 (BRG + 1)		μs	
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy / 2 (BRG + 1)		ns	_
		Hold Time	400 kHz mode	Tcy / 2 (BRG + 1)		ns	
			1 MHz mode ⁽²⁾	TCY / 2 (BRG + 1)	_	ns	
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	—
		From Clock	400 kHz mode	—	1000	ns	—
			1 MHz mode ⁽²⁾	—		ns	— —
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be
			400 kHz mode	1.3	_	μs	free before a new
			1 MHz mode ⁽²⁾	TBD	_	μs	transmission can star
IM50	Св	Bus Capacitive L	bading	_	400	pF	

Legend: TBD = To Be Determined


Note 1: BRG is the value of the l²C[™] Baud Rate Generator. Refer to Section 21 "Inter-Integrated Circuit[™] (l²C)" in the "dsPIC30F Family Reference Manual" (DS70046).

^{2:} Maximum pin capacitance = 10 pF for all I^2C pins (for 1 MHz mode only).

查询"DSPIC30F2020AT-30E"供应商 FIGURE 21-18: I²C™ BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)







查询"DSPIC30F2020AT-30E"供应商 TABLE 21-32: I²CIM BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

АС СНА	RACTERIS	STICS	Standard Operating Conditions: 3.3V and 5.0V (±10%)(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Charact	eristic	Min	Max	Units	Conditions			
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μs	Device must operate at a minimum of 1.5 MHz			
			400 kHz mode	1.3		μs	Device must operate at a minimum of 10 MHz.			
			1 MHz mode ⁽¹⁾	0.5	—	μs	—			
IS11	THI:SCL Clock High Time		100 kHz mode	4.0		μs	Device must operate at a minimum of 1.5 MHz			
			400 kHz mode	0.6	_	μs	Device must operate at a minimum of 10 MHz			
			1 MHz mode ⁽¹⁾	0.5		μs	—			
IS20	TF:SCL	SDA and SCL	100 kHz mode	—	300	ns	CB is specified to be from			
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF			
			1 MHz mode ⁽¹⁾		100	ns				
IS21	TR:SCL	SDA and SCL	100 kHz mode	—	1000	ns	CB is specified to be from			
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF			
			1 MHz mode ⁽¹⁾	—	300	ns				
IS25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	—			
		Setup Time	400 kHz mode	100	_	ns				
			1 MHz mode ⁽¹⁾	100	_	ns				
IS26	S26 THD:DAT Data Input Hold Time	100 kHz mode	0		ns	—				
		Hold Time	400 kHz mode	0	0.9	μs				
			1 MHz mode ⁽¹⁾	0	0.3	μs				
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	_	μs	Only relevant for repeated			
		Setup Time	400 kHz mode	0.6		μs	Start condition			
			1 MHz mode ⁽¹⁾	0.25	_	μs				
IS31	THD:STA	Start Condition	100 kHz mode	4.0	_	μs	After this period the first			
		Hold Time	400 kHz mode	0.6		μs	clock pulse is generated			
			1 MHz mode ⁽¹⁾	0.25	_	μs				
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	_	μs	—			
		Setup Time	400 kHz mode	0.6		μs]			
			1 MHz mode ⁽¹⁾	0.6	_	μs				
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	—			
		Hold Time	400 kHz mode	600		ns]			
			1 MHz mode ⁽¹⁾	250		ns				
IS40	TAA:SCL	Output Valid From	100 kHz mode	0	3500	ns	—			
		Clock	400 kHz mode	0	1000	ns	1			
			1 MHz mode ⁽¹⁾	0	350	ns	1			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free			
			400 kHz mode	1.3	—	μs	before a new transmissior			
			1 MHz mode ⁽¹⁾	0.5	—	μs	can start			
IS50	Св	Bus Capacitive Loading		_	400	pF	—			

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins (for 1 MHz mode only).

查询"DSPIC30F2020AT-30E"供应商

TABLE 21-33: 10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS

AC CHA		STICS	Standard ((unless ot Operating	herwise	stated) ture -40°C	≤Ta≤·	and 5.0V (±10%) +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
			Device Su	pply			
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 2.7		Lesser of VDD + 0.3 or 5.5	V	_
AD02	AVss	Module Vss Supply	Vss - 0.3		Vss + 0.3	V	—
			Reference I	nputs			
AD05	Vrefh	Reference Voltage High	AVss + 2.7		AVdd	V	—
AD06	Vrefl	Reference Voltage Low	AVss		AVDD - 2.7	V	—
AD07	Vref	Absolute Reference Voltage	AVss – 0.3		AVDD + 0.3	V	—
AD08	IREF	Current Drain	_	200 .001	300 3	μΑ μΑ	A/D operating A/D off
			Analog Ir	nput			
AD10	VINH-VINL	Full-Scale Input Span	VREFL		Vrefh	V	_
AD11	VIN	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V	—
AD12		Leakage Current	—	±0.001	±0.244	μA	$\label{eq:VINL} \begin{array}{l} VINL = AVSS = VREFL = 0V,\\ AVDD = VREFH = 5V\\ \\ \mbox{Source Impedance} = 5 \ k\Omega \end{array}$
AD13		Leakage Current	_	±0.001	±0.244	μA	$\label{eq:VINL} \begin{array}{l} VINL = AVSS = VREFL = 0V,\\ AVDD = VREFH = 3V\\ \\ \end{tabular}\\ \end$
AD15	Rss	Switch Resistance	—	3.2K	—	Ω	—
AD16	CSAMPLE	Sample Capacitor	—	4.4		pF	—
AD17	Rin	Recommended Impedance Of Analog Voltage Source	—		5K	Ω	
			DC Accu	racy			
AD20	Nr	Resolution	1	0 data bi	its	bits	—
AD21	INL	Integral Nonlinearity	—	±0.5	< ±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD21A	INL	Integral Nonlinearity		±0.5	< ±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD22	DNL	Differential Nonlinearity	_	±0.5	< ±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD22A	DNL	Differential Nonlinearity	_	±0.5	< ±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD23	Gerr	Gain Error	—	±0.75	TBD	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD23A	Gerr	Gain Error	_	±0.75	TBD	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V

Legend: TBD = To Be Determined

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

查询"DSPIC30F2020AT-30E"供应商 TABLE 21-33: 10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS (CONTINUED)


AC CHARACTERISTICS			Standard Operating Conditions: 3.3V and 5.0V (±10%)(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
AD24	EOFF	Offset Error		±0.75	TBD	LSb	Vinl = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD24A	EOFF	Offset Error	—	±0.75	TBD	LSb	Vinl = AVSS = Vrefl = 0V, AVDD = Vrefh = 3V		
AD25	—	Monotonicity ⁽²⁾	—	—		—	Guaranteed		
		Dy	namic Performance						
AD30	THD	Total Harmonic Distortion	—	TBD		dB	—		
AD31	SINAD	Signal to Noise and Distortion	—	TBD		dB	—		
AD32	SFDR	Spurious Free Dynamic Range	_	TBD	_	dB	_		
AD33	Fnyq	Input Signal Bandwidth	—	—	1	MHz	—		
AD34	ENOB	Effective Number of Bits	_	TBD	TBD	bits			

Legend: TBD = To Be Determined

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

FIGURE 21-20: A/D CONVERSION TIMING PER INPUT



查询"DSPIC30F2020AT-30E"供应商

TABLE 21-34: COMPARATOR OPERATING CONDITIONS

Sym	Characteristic	Min	Тур	Max	Units	Comments
Vdd	Voltage Range	3.0	—	3.6	V	Operating range of 3.0 V-3.6V
Vdd	Voltage Range	4.5		5.5	V	Operating range of 4.5 V-5.5 V
Темр	Temperature Range	-40		105	°C	Note that junction temperature can exceed 125°C under these ambient conditions.

TABLE 21-35: COMPARATOR AC AND DC SPECIFICATIONS

						s (unless otherwise stated) TA ≤ +105°C
Sym	Characteristic	Min	Тур	Max	Units	Comments
VIOFF	Input offset voltage		±5	±15	mV	
VICM	Input common mode voltage range	0		Vdd – 1.5	V	
VGAIN	Open Loop gain	90			db	
CMRR	Common mode rejection ratio	70			db	
TRESP	Large signal response		20	30	ns	V+ input step of 100mv while V- input held at AVDD/2. Delay measured from analog input pin to PWM output pin.


TABLE 21-36: DAC DC SPECIFICATIONS

		Standard Operating Conditions (unless otherwise stated) Operating temperature: $-40^{\circ}C \le TA \le +105^{\circ}C$							
Sym	Characteristic	Min	Тур	Max	Units	Comments			
CVRSRC	Input reference voltage	0		AVdd - 1.6	V				
CVRES	Resolution		10		Bits				
INL DNL	Transfer Function Accuracy Integral Non-Linearity Error Differential Non-Linearity Error Offset Error Gain Error	TBD TBD TBD TBD	1 0.8 ±2 2.0	TBD TBD TBD TBD TBD	LSB LSB LSB LSB	AVDD = 5 V, dacref = (AVdd/2) V			

Legend: TBD = To Be Determined

TABLE 21-37: DAC AC SPECIFICATIONS


		Standard Operating Conditions (unless otherwise stated) Operating temperature: $-40^{\circ}C \le TA \le +125^{\circ}C$								
Sym	Characteristic	Min	Min Typ Max Units Comments							
TSET	Settling Time			2.0	μs	Measured when range = 1 (High Range), and cmref<9:0> transitions from 0x1FF to 0x300.				



For device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

查询"DSPIC30F2020AT-30E"供应商

28-Lead Plastic Quad Flat No Lead Package (MM) 6x6x0.9 mm Body (QFN-S) – With 0.40 mm Contact Length (Saw Singulated)



	Units		INCHES		М	ILLIMETERS*	
Dime	ension Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	е		.026 BSC 0.65 BSC				
Overall Height	А	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0.00	0.02	0.05
Overall Width	E	.232	.236	.240	5.90	6.00	6.10
Exposed Pad Width	E2	.144	.146	.148	3.65	3.70	3.75
Overall Length	D	.232	.236	.240	5.90	6.00	6.10
Exposed Pad Length	D2	.144	.146	.148	3.65	3.70	3.75
Lead Width	b	.013	.015	.017	0.33	0.38	0.43
Contact Length §	L	.012 .016 .020 0.30 0.40					0.50
Contact-to-Exposed Pad §	К	.008	.008 – – 0.20 –				

* Controlling Parameter

§ Significant Characteristic

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Exposed pad varies according to die attach paddle size.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M

Drawing No. C04-124

Revised 1-12-06

查询"DSPIC30F2020AT-30E"供应商 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil Body (PDIP)



	Units		INCHES*		N	1ILLIMETERS	
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.150	.160	3.56	3.81	4.06
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.310	.325	7.62	7.87	8.26
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	с	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56
Overall Row Spacing	§ eB	.320	.350	.430	8.13	8.89	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


* Controlling Parameter § Significant Characteristic Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-095

Drawing No. C04-070

查询"DSPIC30F2020AT-30E"供应商

28-Lead Plastic Small Outline (SO) – Wide, 300 mil Body (SOIC)



	Units		INCHES*		Ν	1ILLIMETERS	3		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX		
Number of Pins	n		28			28			
Pitch	р		.050			1.27			
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64		
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39		
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30		
Overall Width	E	.394	.407	.420	10.01	10.34	10.67		
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59		
Overall Length	D	.695	.704	.712	17.65	17.87	18.08		
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74		
Foot Length	L	.016	.033	.050	0.41	0.84	1.27		
Foot Angle Top	¢	0	4	8	0	4	8		
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33		
Lead Width	В	.014	.017	.020	0.36	0.42	0.51		
Mold Draft Angle Top	α	0	12	15	0	12	15		
Mold Draft Angle Bottom	β	0	12	15	0	12	15		

* Controlling Parameter

§ Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013

Drawing No. C04-052

查询"DSPIC30F2020AT-30E"供应商

44-Lead Plastic Thin-Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units		INCHES		MILLIMETERS*			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		44			44		
Pitch	р		.031			0.8	0	
Pins per Side	n1		11			11		
Overall Height	А	.039	.043	.047	1.00	1.10	1.20	
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05	
Standoff	A1	.002	.004	.006	0.05	0.10	0.15	
Foot Length	L	.018	.024	.030	0.45	0.60	0.75	
Footprint (Reference)	F	.039 REF.			1.00 REF.			
Foot Angle	¢	0	3.5	7	0	3.5	7	
Overall Width	E	.463	.472	.482	11.75	12.00	12.25	
Overall Length	D	.463	.472	.482	11.75	12.00	12.25	
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10	
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10	
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.012	.015	.017	0.30	0.38	0.44	
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

A1

* Controlling Parameter

Notes:

β

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. REF: Reference Dimension, usually without tolerance, for information purposes only.

See ASME Y14.5M JEDEC Equivalent: MS-026 Drawing No. C04-076


Revised 07-22-05

A2

© 2006 Microchip Technology Inc.

查询"DSPIC30F2020AT-30E"供应商 44-Lead Plastic Quad Flat No Lead Package (ML) 8x8 mm Body (QFN)

A1



	Units			INCHES		MILLIMETERS*	
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Contacts	n		44			44	
Pitch	р		.026 BSC			0.65 BSC	
Overall Height	А	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0	0.02	0.05
Base Thickness	A3	.010 REF 0.25 REF					
Overall Width	E	.309	.315	.321	7.85	8.00	8.15
Exposed Pad Width	E2	.236	.258	.260	5.99	6.55	6.60
Overall Length	D	.309	.315	.321	7.85	8.00	8.15
Exposed Pad Length	D2	.236	.258	.260	5.99	6.55	6.60
Contact Width	В	.008	.013	.013	0.20	0.33	0.35
Contact Length §	L	.014	.016	.019	0.35	0.40	0.48
Contact-to-Exposed-Pad §	к	.014	-	-	0.20	-	-

* Controlling Parameter

§ Significant Characteristic

Notes:

A3

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Exposed pad varies according to die attach paddle size.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M

REF: Reference Dimension, usually without tolerance, for information purposes only. See ASME Y14.5M

JEDEC equivalent: M0-220

Drawing No. C04-103

Revised 09-12-05

查询"DSPIC30F2020AT-30E"供应商 THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

查询"DSPIC30F2020AT-30E"供应商 READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fron	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appl	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: dsPIC30F1010/202X	Literature Number: DS70178A
Que	stions:	
1. \	What are the best features of this do	cument?
-		
-		
2. I	How does this document meet your h	nardware and software development needs?
-		
-		
3. I	Do you find the organization of this d	ocument easy to follow? If not, why?
-		
4	Mbat additions to the desumant day	au think would only one the structure and subject?
4.	what additions to the document do y	ou think would enhance the structure and subject?
-		
5. \	What deletions from the document co	buld be made without affecting the overall usefulness?
0.		
-		
6. I	s there any incorrect or misleading in	nformation (what and where)?
-		
7. I	How would you improve this docume	nt?
-		
-		

查询"DSPIC30F2020AT-30E"供应商 APPENDIX A: REVISION HISTORY

Revision A (June 2006)

• Initial release of this document.

查询"DSPIC30F2020AT-30E"供应商 NOTES:

查询"DSPIC30F2020AT-30E"供应商 INDEX

Α

A/D	165
Configuring Analog Port	
AC Characteristics	
Load Conditions	
AC Temperature and Voltage Specifications	
Address Generator Units	
Alternate Vector Table	53
Assembler	
MPASM Assembler	
Automatic Clock Stretch	
During 10-bit Addressing (STREN = 1)	
During 7-bit Addressing (STREN = 1)	
Receive Mode	
Transmit Mode	

В

Band Gap Start-up Time
Requirements239
Timing Characteristics
Barrel Shifter
Baud Rate Error Calculation (BRGH = 0)
Bit-Reversed Addressing
Example
Implementation
Modifier Values (table) 48
Sequence Table (16-Entry)48
Block Diagrams
16-bit Timer1 Module88
DSP Engine26
dsPIC30F202010
dsPIC30F202316
External Power-on Reset Circuit
I ² C150
Input Capture Mode97
Oscillator System 199
Output Compare Mode 101
Reset System
Shared Port Structure77
SPI
SPI Master/Slave Connection 146
UART 157
Brown-out Reset
Timing Requirements238

С

C Compilers	
MPLAB C18	. 222
MPLAB C30	. 222
CLKOUT and I/O Timing	
Characteristics	. 236
Requirements	. 236
Code Examples	
Erasing a Row of Program Memory	83
Initiating a Programming Sequence	
Loading Write Latches	84
Code Protection	
Configuring Analog Port Pins	
Control Registers	82
NVMADR	82
NVMADRU	82
NVMCON	82
NVMKEY	82

Core Architecture

Overview	
Core Register Map	39
Customer Change Notification Service	263
Customer Notification Service	263
Customer Support	263

D

Data Access from Program Memory Using Program Space Visibility	34
Data Accumulators and Adder/Subtractor	
Data Space Write Saturation	
Overflow and Saturation	
Round Logic	
Write Back	
Data Address Space	
Alignment	
Alignment (Figure)	
MCU and DSP (MAC Class) Instructions	
Memory Map	
Near Data Space	
Software Stack	
Spaces	
Width	
DC Characteristics	
I/O Pin Input Specifications	228
I/O Pin Output Specifications	
Idle Current (IIDLE)	
Operating Current (IDD)	227
Power-Down Current (IPD)	
Program and EEPROM	231
Development Support	
Device Configuration	
Register Map	212
Device Configuration Registers	
FGS	210
FOSC	210
FWDT	210
Device Overview	9
Divide Support	24
DSP Engine	25
Multiplier	
dsPIC30F2020 Block Diagram	
Dual Output Compare Match Mode	102
Continuous Pulse Mode	102
Single Pulse Mode	102
-	

Е

Electrical Characteristics	225
AC	232
Equations	
I ² C	154
UART Baud Rate with BRGH = 0	158
UART Baud Rate with BRGH = 1	158
Errata	8
External Clock Input	201
External Clock Timing Characteristics	
Type A, B and C Timer	240
External Clock Timing Requirements	233
Type A Timer	
Type B Timer	241
Type C Timer	
External Interrupt Requests	53

查询"DSPIC30F2020AT-30E"供应商

Firmware Instructions
Flash Program Memory81
In-Circuit Serial Programming (ICSP)81
Run Time Self-Programming (RTSP)81
Table Instruction Operation Summary 81
1
-
I/O Pin Specifications
Input
Output
Parallel I/O (PIO)
Parallel 1/0 (PI0)
I ² C 10-bit Slave Mode Operation
Reception
Transmission
I ² C 7-bit Slave Mode Operation
Reception
Transmission
l ² C Master Mode
Baud Rate Generator
Clock Arbitration
Multi-Master Communication. Bus Collision and
Bus Arbitration
Reception
Transmission
l ² C Module
Addresses
Bus Data Timing Characteristics
Master Mode
Slave Mode
Bus Data Timing Requirements
Master Mode
Slave Mode
Bus Start/Stop Bits Timing Characteristics
Master Mode
Slave Mode
General Call Address Support153
General Call Address Support
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149Register Map155
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149Register Map155Registers149
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149Register Map155Registers149Slope Control153
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149Register Map155Registers149Slope Control153Software Controlled Clock Stretching (STREN = 1)152
General Call Address Support 153 Interrupts 152 IPMI Support 153 Master Operation 153 Master Support 153 Operating Function Description 149 Operation During CPU Sleep and Idle Modes 154 Pin Configuration 149 Programmer's Model 149 Register Map 155 Registers 149 Slope Control 153 Software Controlled Clock Stretching (STREN = 1)152 149 Idle Current (IIDLE) 228 In-Circuit Debugger 211
General Call Address Support 153 Interrupts 152 IPMI Support 153 Master Operation 153 Master Support 153 Operating Function Description 149 Operation During CPU Sleep and Idle Modes 154 Pin Configuration 149 Programmer's Model 149 Register Map 155 Registers 149 Slope Control 153 Software Controlled Clock Stretching (STREN = 1)152 149 Idle Current (IIDLE) 228 In-Circuit Debugger 211 In-Circuit Serial Programming (ICSP) 191
General Call Address Support 153 Interrupts 152 IPMI Support 153 Master Operation 153 Master Support 153 Operating Function Description 149 Operation During CPU Sleep and Idle Modes 154 Pin Configuration 149 Programmer's Model 149 Register Map 155 Registers 149 Slope Control 153 Software Controlled Clock Stretching (STREN = 1)152 152 Various Modes 149 Idle Current (IIDLE) 228 In-Circuit Serial Programming (ICSP) 191 Initialization Condition for RCON Register Case 1 208
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149Register Map155Registers149Slope Control153Software Controlled Clock Stretching (STREN = 1)152Various Modes149Idle Current (IIDLE)228In-Circuit Serial Programming (ICSP)191Initialization Condition for RCON Register Case 1208Initialization Condition for RCON Register Case 2208
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149Register Map155Registers149Slope Control153Software Controlled Clock Stretching (STREN = 1)152Various Modes149Idle Current (IIDLE)228In-Circuit Serial Programming (ICSP)191Initialization Condition for RCON Register Case 1208Input Capture (CAPX) Timing Characteristics242
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149Register Map155Registers149Slope Control153Software Controlled Clock Stretching (STREN = 1)152Various Modes149Idle Current (IIDLE)228In-Circuit Serial Programming (ICSP)191Initialization Condition for RCON Register Case 1208Input Capture (CAPX) Timing Characteristics242Input Capture Interrupts99
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149Register Map155Registers149Slope Control153Software Controlled Clock Stretching (STREN = 1).152Various Modes149Ide Current (IIDLE)228In-Circuit Serial Programming (ICSP)191Initialization Condition for RCON Register Case 1208Input Capture (CAPX) Timing Characteristics242Input Capture Interrupts99Register Map100
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149Register Map155Registers149Slope Control153Software Controlled Clock Stretching (STREN = 1).152Various Modes149Ide Current (IIDLE)228In-Circuit Serial Programming (ICSP)191Initialization Condition for RCON Register Case 1208Input Capture (CAPX) Timing Characteristics242Input Capture Interrupts99Register Map100Input Capture Module97
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149Register Map155Registers149Slope Control153Software Controlled Clock Stretching (STREN = 1).152Various Modes149Idle Current (IIDLE)228In-Circuit Serial Programming (ICSP)191Initialization Condition for RCON Register Case 1208Input Capture (CAPX) Timing Characteristics242Input Capture Interrupts99Register Map100Input Capture Module97Simple Capture Event Mode98
General Call Address Support 153 Interrupts 152 IPMI Support 153 Master Operation 153 Master Support 153 Operating Function Description 149 Operation During CPU Sleep and Idle Modes 154 Pin Configuration 149 Programmer's Model 149 Register Map 155 Registers 149 Slope Control 153 Software Controlled Clock Stretching (STREN = 1)152 152 Various Modes 149 Idle Current (IIDLE) 228 In-Circuit Debugger 211 In-Circuit Serial Programming (ICSP) 191 Initialization Condition for RCON Register Case 1 208 Input Capture (CAPX) Timing Characteristics 242 Input Capture Interrupts 99 Register Map 100 Input Capture Module 97 Simple Capture Event Mode 98 Sleep and Idle Modes 99
General Call Address Support153Interrupts152IPMI Support153Master Operation153Master Support153Operating Function Description149Operation During CPU Sleep and Idle Modes154Pin Configuration149Programmer's Model149Register Map155Registers149Slope Control153Software Controlled Clock Stretching (STREN = 1).152Various Modes149Idle Current (IIDLE)228In-Circuit Serial Programming (ICSP)191Initialization Condition for RCON Register Case 1208Input Capture (CAPX) Timing Characteristics242Input Capture Interrupts99Register Map100Input Capture Module97Simple Capture Event Mode98

Input Change Notification Register Map	80
Instruction Addressing Modes	43
File Register Instructions	43
Fundamental Modes Supported	43
MAC Instructions	44
MCU Instructions	44
Move and Accumulator Instructions	44
Other Instructions	44
Instruction Set	213
Instruction Set Overview	216
Inter-Integrated Circuit. See I ² C	
Internal Clock Timing Examples	234
Internet Address	
Interrupt Priority	50
Interrupt Sequence	53
Interrupt Stack Frame	53
Interrupts	49
Traps	

L

Load	Conditions	232
Louu		202

Μ

0

OC/PWM Module Timing Characteristics	
Operating Current (IDD)	227
Oscillator	
Operating Modes (Table)	198
System Overview	191
Oscillator Configurations	200
Fail-Safe Clock Monitor	202
Initial Clock Source Selection	200
Phase Locked Loop (PLL)	200
Start-up Timer (OST)	200
Oscillator Selection	191
Oscillator Start-up Timer	
Timing Characteristics	237
Timing Requirements	
Output Compare Interrupts	
Output Compare Mode	
Register Map	105
Output Compare Module	101
Timing Characteristics	242
Timing Requirements	
Output Compare Operation During CPU Idle Mode	103
Output Compare Sleep Mode Operation	103

查询"DSPIC30F2020AT-30E"供应商

Packaging Information
Marking
PICSTART Plus Development Programmer
Pinout Descriptions
PLL Clock Timing Specifications
POR. See Power-on Reset
Port Register Map
dsPIC30F202079
dsPIC30F202380
Port Write/Read Example
Power-Down Current (IPD)
Power-on Reset (POR)
Oscillator Start-up Timer (OST)
Power-up Timer (PWRT)
Power-Saving Modes
Idle
Sleep
Power-Saving Modes (Sleep and Idle)
Power-up Timer
Timing Characteristics
Timing Requirements
Product Identification System
Program Address Space
Construction
Data Access from Program Memory Using Table
Instructions
Data Access from, Address Generation
Memory Map
Table Instructions
TBLRDH
TBLRDL
TBLWTH
TBLWTL
Program and EEPROM Characteristics
Program Counter
Program Data Table Access
Program Space Visibility
Window into Program Space Operation35
Programmer's Model
Diagram23
Programming Operations
Algorithm for Program Flash83
Erasing a Row of Program Memory
Initiating the Programming Sequence
Loading Write Latches84
Programming, Device Instructions

R

Reader Response	
Reset	191, 204
Reset Sequence	51
Reset Sources	51
Reset Timing Characteristics	
Reset Timing Requirements	
Resets	
POR	206
POR with Long Crystal Start-up Time	207
POR, Operating without FSCM and PWRT	
RTSP Operation	82

S

Sales and Support 271
Serial Peripheral Interface. See SPI
Simple Capture Event Mode
Capture Buffer Operation 98
Capture Prescaler 98
Hall Sensor Mode 98
Input Capture in CPU Idle Mode
Timer2 and Timer3 Selection Mode
Simple OC/PWM Mode Timing Requirements
Simple Output Compare Match Mode 102
Simple PWM Mode 102
Period 103
Software Simulator (MPLAB SIM) 222
Software Stack Pointer, Frame Pointer
CALL Stack Frame 39
SPI
SPI Mode
Slave Select Synchronization 147
SPI1 Register Map 148
SPI Module
Framed SPI Support 146
Operating Function Description
SDOx Disable 145
Timing Characteristics
Master Mode (CKE = 0)
Master Mode (CKE = 1)
Slave Mode (CKE = 1)
Timing Requirements
Master Mode (CKE = 0)
Master Mode (CKE = 1)
Slave Mode (CKE = 0)
Slave Mode (CKE = 1)
Word and Byte Communication
SPI Operation During CPU Idle Mode
SPI Operation During CPU Sleep Mode
STATUS Register
Symbols used in Opcode Descriptions
System Integration
Register Map

Т

Temperature and Voltage Specifications

AC	232
Timer1 Module	87
16-bit Asynchronous Counter Mode	87
16-bit Synchronous Counter Mode	87
16-bit Timer Mode	
Gate Operation	
Interrupt	
Operation During Sleep Mode	
Prescaler	
Register Map	
Timer2 and Timer3 Selection Mode	
Timer2/3 Module	
16-bit Timer Mode	-
32-bit Synchronous Counter Mode	
32-bit Timer Mode	
ADC Event Trigger	-
Gate Operation	
Interrupt	
Operation During Sleep Mode	
Register Map	
Timer Prescaler	

查询"DSPIC30F2020AT-30E"供应商

10-Bit High-speed (CHPS = 01,	
SIMSAM = 0, ASAM = 0, SSRC = 000)2	255
Band Gap Start-up Time2	39
CLKOUT and I/O2	36
External Clock 2	32
I ² C Bus Data	
Master Mode 2	50
Slave Mode 2	52
I ² C Bus Start/Stop Bits	
Master Mode2	
Slave Mode2	52
Input Capture (CAPX)2	
Motor Control PWM Module2	
Motor Control PWM Module Falult2	
OC/PWM Module2	
Oscillator Start-up Timer2	37
Output Compare Module2	
Power-up Timer2	37
Reset2	37
SPI Module	
Master Mode (CKE = 0) 2	
Master Mode (CKE = 1) 2	46
Slave Mode (CKE = 0) 2	
Slave Mode (CKE = 1) 2	48
Type A, B and C Timer External Clock 2	40
Watchdog Timer2	37
Timing Diagrams	
PWM Output1	04
Time-out Sequence on Power-up (MCLR Not	
Tied to VDD), Case 12	06
Time-out Sequence on Power-up (MCLR Not	
Tied to VDD), Case 22	207
Time out Converses on Dower up (MCLD Tied	
Time-out Sequence on Power-up (MCLR Tied	
to VDD)2	206
to VDD)2 Timing Diagrams and Specifications	
to VDD)2 Timing Diagrams and Specifications DC Characteristics - Internal RC Accuracy2	
to VDD)2 Timing Diagrams and Specifications	
to VDD)2 Timing Diagrams and Specifications DC Characteristics - Internal RC Accuracy2 Timing Diagrams.See Timing Characteristics Timing Requirements	34
to VDD)2 Timing Diagrams and Specifications DC Characteristics - Internal RC Accuracy	34
to VDD)	234 239 238
to VDD)	234 239 238
to VDD)	234 239 238 236 233
to VDD)	234 239 238 236 233 251
to VDD)	234 239 238 236 233 251 253
to VDD)	234 239 238 236 233 251 253 242
to VDD)	234 239 238 236 233 251 253 242 244
to VDD)	234 239 238 236 233 251 253 242 244 238
to VDD)	234 239 238 236 233 251 253 242 244 238 242
to VDD)	234 239 238 233 251 253 242 244 238 242 238
to VDD)	234 239 238 233 251 253 244 238 242 238 238 238
to VDD)	234 239 238 233 251 253 244 238 242 238 238 238
to VDD)	234 239 238 236 233 242 244 238 242 238 242 238 243
to VDD)	234 239 238 251 253 242 244 238 242 238 243 243
to VDD)	234 239 238 233 251 253 242 244 238 242 238 243 243 245 245
to VDD)	234 239 238 233 251 253 242 238 244 238 243 245 246 247
to VDD)	234 239 238 233 251 253 242 244 238 243 245 245 245 245 245 245 245
to VDD)	234 239 238 236 233 251 253 244 238 242 238 242 238 243 245 245 246 247 249 240
to VDD)	234 239 238 236 233 251 253 242 238 242 238 243 244 238 244 245 246 247 249 240 241
to VDD)	234 239 238 251 253 242 238 242 238 243 244 243 244 244 244 244 244 244 244
to VDD)	234 239 238 251 253 242 238 242 238 243 244 243 244 244 244 244 244 244 244
to VDD)	234 238 233 251 253 244 238 245 244 238 245 246 247 249 241 238
to VDD)	234 238 233 251 253 244 238 245 244 238 245 246 247 249 241 238
to VDD)	234 239 238 251 253 244 238 243 245 244 243 244 245 246 247 249 240 241 238 244 241 238 244 241 238 244 243 244 244 244 244 244 244 244 244

U


JARI	
Baud Rate Generator (BRG)1	58
Enabling and Setting Up UART1	58
IrDA	
Built-in Encoder and Decoder1	59
Receiving	
8-bit or 9-bit Data Mode1	59
Transmitting	
8-bit Data Mode 1	59
9-bit Data Mode 1	59
Break and Sync Sequence	59
JART Module	
UART1 Register Map1	64
Jnit ID Locations 19	91
Jniversal Asynchronous Receiver Transmitter. See UART	

W

Wake-up from Sleep	191
Wake-up from Sleep and Idle	
Watchdog Timer	
Timing Characteristics	237
Timing Requirements	238
Watchdog Timer (WDT) 191,	209
Enabling and Disabling	209
Operation	209
WWW Address	263
WWW, On-Line Support	8

查询"DSPIC30F2020AT-30E"供应商 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.





WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256 ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-3910 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

06/08/06

Advance Information