								F	REVISI	ONS										
└暨询"5	962R	9666	501V	FC"伯		SESCF		١					DA	ATE (Y	R-MO-I	DA)		APPR	OVED	
A			W NOF			<u> </u>								98-0	04-20		Moni	ica L. P	oelking	
В	Add	Add device class T criteria. Editorial changes throughout j							ut jak	(98-1	2-09		Moni	ica L. P	oelking	
с	Corre	Correct the Total Dose Rate and update RHA levels LTC							LTG	99-04-28			Monica L. Poelking							
	.						1				1			1	-				-	-
REV																				
SHEET	В	В	В	В	В	В	В													
SHEET	15	16	В 17	18	19	20	21													
REV STATUS				REV			С	В	с	в	В	с	с	С	С	в	В	в	В	В
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PR	EPARE															
						Rajesh	Pitnadia	а			-		IOF 0	וחחו	VOE				10	
STA				CHE	CKED	BY				-	D	EFEN					43216	.UMBI S	12	
MICRO					M	onica L	. Poelki	ng							, -					
DRA	WIN	G																		
THIS DRAWIN FOR U			BLE	APP	ROVE	D BY onica L	Poelki	na										ARDE FOR 1		0-
DEPA	RTMEN	ITS						9												
AND AGEN DEPARTMEN				DRA	WING	APPRC 95-1	0VAL D 2-14	ATE												
AM	SC N/A			REV	ISION	LEVEL	c				ZE A		GE CC 67268			į	5962-	9666	5	
										SHE	ET	1	-	05	- - 21					
														OF	21					

DSCC FORM 2233 APR 97


DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E234-99

1. SCOPE

查追認26062R8666500分4500m体虚me product assurance class levels consisting of high reliability (device classes Q and M), space application (device class V) and for appropriate satellite and similar applications (device class T). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. For device class T, the user is encouraged to review the manufacturer's Quality Management (QM) plan as part of their evaluation of these parts and their acceptability in the intended application.

1.2 PIN. The PIN is as shown in the following example:



DC input voltage range $(M_{\rm m})$		0.5 V dc to +20 V	/ dc			
DC input voltage range (V _{IN})			- 0.5 V dc			
DC input current, any one input (I_{IN})						
Device dissipation per output transistor						
Storage temperature range (T _{STG})						
Lead temperature (soldering, 10 seconds)		+265°C				
Thermal resistance, junction-to-case (Θ_{JC}):						
Case outline E						
Case outline X		29°C/W				
Thermal resistance, junction-to-ambient (Θ_{JA}):						
Case outline E		73°C/W				
Case outline X		114°C/W				
Junction temperature (T _J)		+175°C				
Maximum package power dissipation at $T_A = +125$ °C (P _D): <u>4</u> /					
Case outline E		0.68 W				
Case outline X		0.43 W				
1.4 <u>Recommended operating conditions</u> .						
Supply voltage range (V _{CC})			V dc			
Case operating temperature range (T _c)		55°C to +125°C				
Input voltage range (V _{IN})		+0.0 V to V_{DD}				
Output voltage range (V _{OUT})		+0.0 V to V_{DD}				
1.5 Radiation features:						
Maximum total dose available (dose rate = $50 - 300$ rat	d (Si)/s)	1 x 10 ⁵ Rads (Si)				
Single event phenomenon (SEP) effective			· − <i>i</i>			
linear energy threshold (LET) no upsets (see 4.4.4.4)						
Dose rate upset (20 ns pulse)						
	0 y 108 Dada (C					
Dose rate latch-up		> 2 x 109 Hads (3	5)/S 5/			
Dose rate latch-up Dose rate survivability						
Dose rate survivability Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect relia Unless otherwise noted, all voltages are referenced to V _{SS} The limits for the parameters specified herein shall apply o -55°C to +125°C unless otherwise noted. If device power exceeds package dissipation capability, pro the following rate: Case outline E	permanent damage ubility. ver the full specified ovide heat sinking c	to the device. Extended c V _{CC} range and case temp or derate linearly (the derat 	Si)/s <u>5</u> / operation at the oerature range of			
Dose rate survivability Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect relia Unless otherwise noted, all voltages are referenced to V _{SS} The limits for the parameters specified herein shall apply o -55°C to +125°C unless otherwise noted. If device power exceeds package dissipation capability, pro the following rate: Case outline E	permanent damage ubility. ver the full specified ovide heat sinking c	to the device. Extended c V _{CC} range and case temp or derate linearly (the derat 	Si)/s <u>5</u> / operation at the oerature range of			
Dose rate survivability Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect relia Unless otherwise noted, all voltages are referenced to V _{SS} The limits for the parameters specified herein shall apply o -55°C to +125°C unless otherwise noted. If device power exceeds package dissipation capability, pro the following rate: Case outline E	permanent damage ubility. ver the full specified ovide heat sinking c	to the device. Extended c V _{CC} range and case temp or derate linearly (the derat 	Si)/s <u>5</u> / operation at the oerature range of			
Dose rate survivability Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect relia Unless otherwise noted, all voltages are referenced to V _{SS} The limits for the parameters specified herein shall apply o -55°C to +125°C unless otherwise noted. If device power exceeds package dissipation capability, pro the following rate: Case outline E	permanent damage ubility. ver the full specified ovide heat sinking c	to the device. Extended c V _{CC} range and case temp or derate linearly (the derat 	Si)/s <u>5</u> / operation at the oerature range of			
Dose rate survivability Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect relia Unless otherwise noted, all voltages are referenced to V _{SS} The limits for the parameters specified herein shall apply o -55°C to +125°C unless otherwise noted. If device power exceeds package dissipation capability, pro- the following rate: Case outline E Case outline E Guaranteed by design or process but not tested.	permanent damage ability. ver the full specified ovide heat sinking c	to the device. Extended c V _{CC} range and case temp or derate linearly (the derat 	Si)/s <u>5</u> / operation at the oerature range of			
Dose rate survivability Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect relia Unless otherwise noted, all voltages are referenced to V _{SS} The limits for the parameters specified herein shall apply o -55°C to +125°C unless otherwise noted. If device power exceeds package dissipation capability, pro- the following rate: Case outline E Case outline E Guaranteed by design or process but not tested. STANDARD	permanent damage ubility. ver the full specified ovide heat sinking c	to the device. Extended c V _{CC} range and case temp or derate linearly (the derat 	(Si)/s 5/ operation at the perature range of ing is based on Θ_{JA}) a			
Dose rate survivability Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect relia Unless otherwise noted, all voltages are referenced to V _{SS} The limits for the parameters specified herein shall apply o -55°C to +125°C unless otherwise noted. If device power exceeds package dissipation capability, pro- the following rate: Case outline E Case outline E Guaranteed by design or process but not tested.	permanent damage ability. ver the full specified ovide heat sinking d	to the device. Extended c V _{CC} range and case temp or derate linearly (the derat 	Si)/s <u>5</u> / operation at the oerature range of			

_

L

2. APPLICABLE DOCUMENTS

查说必6222200652220065550011241660、当供应证书, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-973	-	Configuration Management.
MIL-STD-1835	-	Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 -	List of Standard Microcircuit Drawings (SMD's).
MIL-HDBK-780 -	Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q, T and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein.

3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to this document.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q, T and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 Irradiation test connections. The irradiation test connections shall be as specified in table III.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	4

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating te 使强调 4962 Re666501 VEC"供应商

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q, T and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q, T and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q, T and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q, T and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q, T and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	5

室间"5962尺96668 	Symbol	<u> </u>	Device type	Group A subgroups	Lir	nits	Ur
					Min	Max	1
Supply current	I _{DD}	$V_{DD} = 5.0 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	1,3 <u>1</u> /		1.0	μ/
				2 <u>1</u> /		30.0	
		$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or } GND$		1,3 <u>1</u> /		2.0	1
				2 <u>1</u> /		60.0	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		1,3 <u>1</u> /		2.0	
				2 <u>1</u> /		120.0	
		$V_{DD} = 20 \text{ V}, \text{ V}_{IN} = V_{DD} \text{ or GND}$		1		2.0	
			4	2		200.0	ļ
		M, D, P, L, R 2/		1		7.5	
		$V_{DD} = 18 \text{ V}, \text{ V}_{IN} = \text{V}_{DD} \text{ or GND}$	-	3		2.0	•
Low level output	I _{OL}	$V_{DD} = 5 V$	All	1	0.53		m
current (sink)		V _O = 0.4 V		2 <u>1</u> /	0.36		1
		$V_{IN} = 0.0 \text{ V or } V_{DD}$		3 <u>1</u> /	0.64		1
		V _{DD} = 10 V	All	1	1.4		
		$V_{O} = 0.5 V$		2 <u>1</u> /	0.9		
		$V_{IN} = 0.0 \text{ V or } V_{DD}$		3 <u>1</u> /	1.6		
		$V_{DD} = 15 V$	All	1	3.5		
		$V_0 = 1.5 V$		2 <u>1</u> /	2.4		
High level output	I _{OH}	$V_{IN} = 0.0 \text{ V or } V_{DD}$ $V_{DD} = 5 \text{ V}$	All	3 <u>1</u> / 1	4.2	-0.53	m
current (source)	ЮН	$V_{\rm DD} = 3.0$ $V_{\rm O} = 4.6$ V		2 <u>1</u> /		-0.36	
current (source)		$V_{\rm IN} = 0.0 \text{ V or } V_{\rm DD}$		<u> </u>		-0.64	
		$V_{DD} = 5 V$	All	1		-1.8	
		$V_0 = 2.5 V$		2 <u>1</u> /		-1.15	
		$V_{IN} = 0.0 \text{ V or } V_{DD}$		3 <u>1</u> /		-2.0	1
		V _{DD} = 10 V	All	1		-1.4	1
		V _O = 9.5 V		2 <u>1</u> /		-0.9	
		$V_{IN} = 0.0 \text{ V or } V_{DD}$		3 <u>1</u> /		-1.6	
		$V_{DD} = 15 V$	All	1		-3.5	
		V _O = 13.5 V V _{IN} = 0.0 V or V _{DD}		2 <u>1</u> / 3 <u>1</u> /		-2.4 -4.2	ł
Input leakage	l _{IL}	$V_{\text{IN}} = 0.0 \text{ V or } V_{\text{DD}}$ $V_{\text{DD}} = 20 \text{ V}, \text{ V}_{\text{IN}} = \text{V}_{\text{DD}} \text{ or } \text{GND}$	All	<u>3 /</u> 1	-100	-4.2	n/
current low	'' [_]			2	-1000		'''
		$V_{DD} = 18 \text{ V}, \text{ V}_{IN} = V_{DD} \text{ or } \text{GND}$	1	3	-100		1
footnotes at end of	table.	$V_{DD} = 18 V, V_{IN} = V_{DD} \text{ or GND}$		3	-100		
			IZE A			5962-	-966
		NTER COLUMBUS 0 43216-5000		REVISION LEVE C	EL	SHEET	6

	301VEC	供应商 -55°C ≤ T _C ≤ +125°C unless otherwise specified	Device type	Group A subgroups	Lir	nits	Unit
					Min	Max	
Input leakage	Iн	V_{DD} = 20 V, V_{IN} = V_{DD} or GND	All	1		100	nA
current high				2		1000	1
		$V_{DD} = 18 \text{ V}, V_{IN} = V_{DD} \text{ or } GND$	1	3		100	1
Output voltage	V _{OL}	$V_{DD} = 5 V$, no load <u>1</u> /	All	1, 2, 3		0.05	V
low		$V_{DD} = 10 \text{ V}, \text{ no load } \underline{1}/$	1	1, 2, 3		0.05	
		V _{DD} = 15 V, no load	1	1, 2, 3		0.05	
Output voltage	V _{OH}	$V_{DD} = 5 V$, no load <u>1</u> /	All	1, 2, 3	4.95		1
high		V _{DD} = 10 V, no load <u>1</u> /	1	1, 2, 3	9.95		1
		V _{DD} = 15 V, no load <u>3</u> /	1	1, 2, 3	14.95		
Input voltage low	V⊫	$V_{DD} = 10 \text{ V}, \text{ V}_{CC} = 5.0 \text{ V}$	All	1, 2, 3		0.8	V
TTL to CMOS		$V_{OH} > 9.0 V, V_{OL} < 1.0 V 1/$					
	<u>4</u> / <u>5</u> /	$V_{DD} = 15 \text{ V}, V_{CC} = 5.0 \text{ V}$	1	1, 2, 3		0.8	1
		$V_{OH} > 13.5 \text{ V}, V_{OL} < 1.0 \text{ V}$					
nput voltage low,	1	$V_{DD} = 10 \text{ V}, V_{CC} = 5.0 \text{ V}$	All	1, 2, 3		1.5	1
CMOS to CMOS		$V_{OH} > 9.0 V, V_{OL} < 1.0 V$					
		$V_{DD} = 15 \text{ V}, V_{CC} = 10.0 \text{ V}$	1	1, 2, 3		3.0	1
		$V_{OH} > 13.5 V, V_{OL} < 1.5 V$					
		$V_{DD} = 15 \text{ V}, V_{CC} = 5.0 \text{ V}$	1	1, 2, 3		1.5	1
		V _{OH} > 13.5 V, V _{OL} < 1.5 V <u>1</u> /					
nput voltage high,	VIH	$V_{DD} = 10 \text{ V}, \text{ V}_{CC} = 5.0 \text{ V}$	All	1, 2, 3	2.0		1
TTL to CMOS		$V_{OH} > 9.0 V, V_{OL} < 1.0 V 1/$					
	<u>4</u> / <u>5</u> /	$V_{DD} = 15 V, V_{CC} = 5.0 V$		1, 2, 3	2.0		1
		V _{OH} > 13.5 V, V _{OL} < 1.0 V		, ,			
nput voltage high,	-	$V_{DD} = 10 \text{ V}, \text{ V}_{CC} = 5.0 \text{ V}$	All	1, 2, 3	3.5		1
CMOS to CMOS		$V_{OH} > 9.0 V, V_{OL} < 1.0 V$, ,			
		$V_{DD} = 15 V, V_{CC} = 5.0 V$		1, 2, 3	3.5		1
		$V_{OH} > 13.5 V, V_{OL} < 1.5 V 1/$		-, _, _			
		$V_{DD} = 15 V, V_{CC} = 10.0 V$	-	1, 2, 3	7.0		-
		$V_{OH} > 13.5 V, V_{OL} < 1.5 V$., _, _			
N threshold	V _{NTH}	$V_{DD} = 10 \text{ V}, \ \text{I}_{SS} = -10 \mu \text{A}$	All	1	-0.7	-2.8	l v
voltage		$V_{DD} = 10 V, \text{ iss} = -10 \mu \text{A}$ M, D, P, L, R <u>2</u> /			-0.7	-2.8	Ηľ
N threshold	ΔV _{NTH}	$V_{DD} = 10 V, I_{SS} = -10 \mu A$	All	1	-v.z	±1.0	-
voltage delta		$V_{DD} = 10 V$, $I_{SS} = -10 \mu A$ M, D, P, L, R <u>2</u> /		'		±1.0	
voltage delta	V _{PTH}	$V_{SS} = 0.0 V, I_{DD} = 10 \mu A$	All	1	0.7	2.8	l v
P threshold			- ^"	'			+
P threshold		M, D, P, L, R <u>2</u> /			0.2	2.8	
P threshold	1		1				4
P threshold P threshold	ΔV _{PTH}	$V_{SS} = 0.0 \text{ V}, I_{DD} = 10 \mu \text{A}$	All	1		±1.0	

DSCC FC APR 97

		TABLE I. <u>Electrical performan</u>	nce charac	<u>cteristics</u>	- Continued.			
查询"5962R9666	DOIVEC	供应商 Test conditions		Device	Group A	1.1.	nits	Unit
	Symbol	$-55^{\circ}C \le T_C \le +125^{\circ}C$		type	subgroups	LII	IIII	
		unless otherwise specifie	ed					
						Min	Max	
Functional tests		V _{DD} = 4.5 V, V _{IN} = V _{DD} or GNE		All	7	V _{OH} >	V _{OL} <	v
		V _{CC} = 2.8 V, See 4.4.1b				$V_{DD}/2$	$V_{DD}/2$	
		$V_{DD} = 4.5 \text{ V}, \text{ V}_{IN} = \text{V}_{DD} \text{ or GNE}$	<u> </u>	ŀ	8B	55	55	
		V _{CC} = 3.0 V, See 4.4.1b						
		M, D, P, L	, R <u>2</u> /	ľ	7			
		$V_{DD} = 4.5 \text{ V}, \text{ V}_{IN} = \text{V}_{CC} \text{ or GNE}$)	ľ	8A			
		VCC = 18 V, See 4.4.1b						
		$V_{DD} = 18 \text{ V}, V_{IN} = V_{CC} \text{ or } GND$)	ľ	8A			
		VCC = 4.5 V, See 4.4.1b						
		$V_{DD} = 20 \text{ V}, \text{ V}_{IN} = V_{CC} \text{ or GND}$)	Ī	7			
		VCC = 20 V, See 4.4.1b						
		$V_{DD} = 4.5 \text{ V}, V_{IN} = V_{CC} \text{ or GNE}$			7			
		VCC = 20 V, See 4.4.1b						
		$V_{DD} = 20 \text{ V}, \text{ V}_{IN} = \text{V}_{CC} \text{ or GND}$			7			
		VCC = 4.5 V, See 4.4.1b						
		$V_{DD} = 18 \text{ V}, \text{ V}_{IN} = \text{V}_{CC} \text{ or GND}$			8A			
		VCC = 18 V, See 4.4.1b		ļ				
		M, D, P, L	, R <u>2</u> /	A.II.	7		7 5	
Input capacitance	C _{IN} <u>1</u> /	Any input, See 4.4.1c		All	4		7.5	pF
Propagation	t _{PHL1} ,	$V_{DD} = 10 \text{ V}, \text{ V}_{IN} = \text{V}_{CC} \text{ or GND}$		All	-		280.0 378.0	ns
delay time, TTL to CMOS	t _{PLH1}	$V_{CC} = 5.0 \text{ V}, \text{ V}_{DD} > \text{V}_{CC}$		-	10, 11 9			
	<u>6</u> /	M. D, P, L, V _{DD} = 15 V, V _{IN} = V _{CC} or GND	_		9		378.0 280.0	
		$V_{DD} = 13 \text{ V}, \text{ V}_{N} = V_{CC} \text{ of GND}$ $V_{CC} = 5.0 \text{ V}, \text{ V}_{DD} > \text{V}_{CC} \underline{1}/$			9		200.0	
Propagation	t _{PHL2} ,	$V_{CC} = 3.0 \text{ V}, \text{ V}_{DD} > V_{CC} - 1/$ $V_{DD} = 10 \text{ V}, \text{ V}_{IN} = V_{CC} \text{ or GND}$		All	9		240.0	ns
delay time,	t _{PLH2} ,	$V_{DD} = 10 V, V_{IN} = V_{CC} OI GIVD$ $V_{CC} = 5.0 V, V_{DD} > V_{CC}$	′		9 10, 11		324.0	115
CMOS to CMOS	<u>6</u> /	M. D, P, L	B 2/	-	9		324.0	
	<u>o</u> /	$V_{DD} = 15 \text{ V}, \text{ V}_{IN} = \text{V}_{CC} \text{ or GND}$		ŀ	9		240.0	
		$V_{\text{DD}} = 10$ V, $V_{\text{IN}} = V_{\text{CC}}$ of and $V_{\text{CC}} = 5.0$ V, $V_{\text{DD}} > V_{\text{CC}}$ 1/			5		240.0	
		$V_{DD} = 15 \text{ V}, \text{ V}_{IN} = \text{V}_{CC} \text{ or GND}$	1	ŀ	9		140.0	
		$V_{CC} = 10 V, V_{DD} > V_{CC} 1/$			Ū		110.0	
Propagation	t _{PHL3} ,	$V_{DD} = 5 V$, $V_{IN} = V_{CC} \text{ or GND}$		All	9		550.0	ns
delay time,	411120,	$V_{CC} = 10 \text{ V}, V_{CC} > V_{DD}$		•	10, 11		743.0	
CMOS to CMOS	6/	M. D, P, L	. R 2/	ŀ	9		743.0	
	-	$V_{DD} = 5 V, V_{IN} = V_{CC} \text{ or } GND$	· -	ŀ	9		550.0	1
		$V_{CC} = 15.0 \text{ V}, V_{CC} > V_{DD} \frac{1}{2}$						
		$V_{DD} = 10 \text{ V}, \text{ V}_{IN} = \text{V}_{CC} \text{ or GND}$)	ŀ	9		140.0	
		$V_{CC} = 15 V, V_{CC} > V_{DD} 1/$						
See footnotes at end of	table.							
	<u></u>]						
	STAND		sizi A				5962	-96665
		T DRAWING		·	DE1/10/2011			
		O 43216-5000			REVISION LEV C	EL	SHEET	8
DSCC FORM 2234				I				

查询"5962R96668	Symbol	<mark>供应商</mark> Test conditions -55°C ≤ T _C ≤ +125°C unless otherwise specified	Device type	Group A subgroups	Limits		Uni	
					Min	Max	1	
Propagation	t _{PLH3} ,	V_{DD} = 5 V, V_{IN} = V_{CC} or GND	All	9		400.0	ns	
delay time,		V_{CC} = 10 V, V_{CC} > V_{DD}		10, 11		540.0	1	
CMOS to CMOS	<u>6</u> /	M. D, P, L, R <u>2</u> /		9		540.0	1	
		$V_{DD} = 5 V, V_{IN} = V_{CC} \text{ or } GND$		9		400.0	1	
		$V_{CC} = 15.0 \text{ V}, V_{CC} > V_{DD} \underline{1}/$						
		$V_{DD} = 10 \text{ V}, V_{IN} = V_{CC} \text{ or } GND$		9		120.0	1	
		$V_{CC} = 15 V, V_{CC} > V_{DD} 1/$						
Transition time	t _{⊤HL1} ,	$V_{DD} = 10.0 \text{ V}, V_{CC} = 5.0 \text{ V}$	All	9		200.0	ns	
	t⊤⊢∟1	$V_{IN} = V_{CC} \text{ or } GND$		10, 11		270.0	1	
	<u>6</u> /							
Transition time	t _{TLH2} ,	$V_{DD} = 5.0 \text{ V}, V_{CC} = 10.0 \text{ V}$	All	9		200.0	ns	
	t _{⊤HL2}	$V_{IN} = V_{CC}$ or GND		10, 11		270.0	1	
	<u>6</u> /	V _{DD} = 10 V <u>1</u> /		9		100.0	1	
		$V_{DD} = 15 V 1/$		9		80.0	1	

1/ These tests are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which affect these characteristics.

- $\underline{2}$ / Devices supplied to this drawing meet all levels M, D, P, L, and R of irradiation. However, this device is only tested at the "R" level (see 1.5 herein). When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
- $\underline{3}/$ $\;$ For accuracy, voltage is measured differentially to $V_{\text{DD}}.\;$ Limit is 0.050 V maximum.
- 4/ Go/no-go test with limits applied to inputs.
- $\underline{5}/$ Select pin input level at $0.3V_{CC}$ for V_{IL} and $0.7V_{CC}$ for $V_{IH}.$
- $\underline{6}$ Load capacitance (C_L) = 50 pF, load resistance (R_L) = 200 k Ω , Input rise and fall times (t_r, t_f) < 20 ns.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	9

查询"5962R9666501VEC"供应商

Device type	All				
Case outlines	E and X				
Terminal Number	Terminal symbol				
1 2 3 4	V _{CC} A OUT A IN B OUT				
5	B IN C OUT				
7 8 9	C IN V _{ss} D IN				
10 11 12	D OUT E IN E OUT				
12 13 14 15	E OUT SELECT F IN F OUT				
16	V _{DD}				

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	10

4. QUALITY ASSURANCE PROVISIONS

For device class T, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 and the device manufacturer's QM plan, including screening, qualification, and conformance inspection. The performance envelope and reliability information shall be as specified in the manufacturer's QM plan.

For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device class T, screening shall be in accordance with the device manufacturer's Quality Management (QM) plan, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q, T and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B or as modified in the device manufacturer's Quality Management (QM) plan.

4.3 <u>Qualification inspection for device classes Q, T and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Qualification inspection for device class T shall be in accordance with the device manufacturer's Quality Management (QM) plan. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.3.1 <u>Electrostatic discharge sensitivity (ESDS) qualification inspection</u>. ESDS testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535, or as specified in the QM plan, including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for class T shall be in accordance with the device manufacturer's Quality Management (QM) plan.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	11

4.4.1 Group A inspection.

查询"5962B996659356EGile供应商 IIA herein.

- For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, b. subgroups 7 and 8 shall include verifying the functionality of the device.
- C_{IN} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} c. shall be measured between the designated terminal and GND at a frequency of 1 MHz.. Tests shall be sufficient to validate the limits defined in table I herein.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Ν	Subgroups (in accordance wit /IL-PRF-38535, tabl	
	Device class M	Device class Q	Device class V	Device class T
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9	
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>3</u> /	As specified in QM plan
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /	
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	

TABLE IIA. E	<u>Electrical test</u>	requirements.
--------------	------------------------	---------------

 $\underline{1}$ / PDA applies to subgroups 1 and 7.

 $\frac{2}{2}$ / PDA applies to subgroups 1, 7, 9, and Δ 's. $\frac{3}{2}$ / Delta limits as specified in table IIB herein shall be required where specified, and the delta values shall be completed with reference to the zero hour electrical parameters (see table I).

TABLE IIB.	Burn-in and	operating	life test,	Delta	parameters	(+25°C).
------------	-------------	-----------	------------	-------	------------	----------

Parameters <u>1</u> /	Symbol	Delta limits
Supply current	I _{DD}	\pm 0.2 μ A
Output current (sink) V _{DD} = 5.0 V	loL	± 20%
Output current (source) V _{DD} = 5.0 V, V _{OUT} = 4.6 V	Іон	± 20%

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	12

-			
	Open	Ground	$V_{\text{DD}} = 10.0 \text{ V} \pm 0.5 \text{ V}$
	2, 4, 6, 10, 12, 15	8	1, 3, 5, 7, 9, 11, 13, 14, 16

1/: Each pin except V_{DD} and GND will have a resistor of 47 k $\Omega \pm$ 5% for irradiation testing.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q, T and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-PRF-38535 and the end-point electrical parameters shall be as specified in table IIA herein. For device class T, the RHA requirements shall be in accordance with the Class T Radiation Requirements of MIL-PRF-38535. The end-point electrical parameters for class T devices shall be as specified in Table I, Group A subgroups, or as modified in the QM plan.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A, and as specified herein. For device class T, the total dose requirements shall be in accordance with the class T radiation requirements of MIL-PRF-38535 (see 1.5 herein).

4.4.4.1.1 <u>Accelerated aging testing</u>. Accelerated aging testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limits at 25° C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (see 1.5 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	13

4.4.4.3 Dose rate upset testing. Dose rate upset testing shall be performed in accordance with test method 1021 of

- a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
- b. Transient dose rate upset testing for class Q, T, and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.

4.4.4.4 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract SEP testing shall be required on class T and V devices (see 1.5 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le$ angle $\le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be ≥ 100 errors or $\geq 10^6$ ions/cm².
- c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be \geq 20 micron in silicon.
- e. The test temperature shall be +25°C and the maximum rated operating temperature $\pm 10^{\circ}$ C.
- f. Bias conditions shall be defined by the manufacturer for the latchup measurements.
- g. Test four devices with zero failures.
- 4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q, T and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	14

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices. 查询"5962R9666501VEC"供应商

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q, T and V</u>. Sources of supply for device classes Q, T and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

6.7 <u>Additional information</u>. When applicable, a copy of the following additional data shall be maintained and available from the device manufacturer:

- a. RHA upset levels.
- b. Test conditions (SEP).
- c. Number of upsets (SEP).
- d. Number of transients (SEP).
- e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	15


APPENDIX A

查询"5962R9666501VEC"供应商

10. SCOPE

10.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multichip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.

10.2 PIN. The PIN shall be as shown in the following example:



查询"5962R9666501VEC"供应商

10.2.4 <u>Die Details</u>. The die details designation shall be a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

10.2.4.1 Die Physical dimensions.

<u>Die Types</u>	Figure number
01	A-1
10.2.4.2 Die Bonding pad location	s and Electrical functions.
<u>Die Types</u>	Figure number
01	A-1
10.2.4.3 Interface Materials.	
<u>Die Types</u>	Figure number
01	A-1
10.2.4.4 Assembly related informa	tion.
<u>Die Types</u>	Figure number
01	A-1
10.3 Absolute maximum ratings. S	See paragraph 1.3 within the body of this drawing for details.
10.4 Recommended operating con	nditions. See paragraph 1.4 within the body of this drawing for details.
20. APPLICABLE DOCUMENTS	
standards, bulletin, and handbook of t	tandards, bulletin, and handbooks. Unless otherwise specified, the following specifications, he issue listed in that issue of the Department of Defense Index of Specifications and form a part of this drawing to the extent specified herein.
SPECIFICATION	

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

HANDBOOK

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity).

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-96665
		REVISION LEVEL B	SHEET 17

20,2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this taw 的 (的) 的) 的) 的)

30. REQUIREMENTS

30.1 <u>Item Requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit or function as described herein.

30.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.

30.2.1 Die Physical dimensions. The die physical dimensions shall be as specified in 10.2.4.1 and on figure A-1.

30.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in 10.2.4.2 and on figure A-1.

30.2.3 Interface materials. The interface materials for the die shall be as specified in 10.2.4.3 and on figure A-1.

30.2.4 Assembly related information. The assembly related information shall be as specified in 10.2.4.4 and figure A-1.

30.2.5 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as defined within paragraph 3.2.3 of the body of this document.

30.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this document.

30.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.

30.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in 10.2 herein. The certification mark shall be a "QM" or "Q" as required by MIL-PRF-38535.

30.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 60.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.

30.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

40. QUALITY ASSURANCE PROVISIONS

40.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not effect the form, fit or function as described herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-96665
		REVISION LEVEL B	SHEET 18

APPENDIX A

a) Wafer Lot acceptance for Class V product using the criteria defined within MIL-STD-883 TM 5007.

b) 100% wafer probe (see paragraph 30.4).

c) 100% internal visual inspection to the applicable class Q or V criteria defined within MIL-STD-883 TM2010 or the alternate procedures allowed within MIL-STD-883 TM5004.

40.3 Conformance inspection.

40.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see 30.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified within paragraphs 4.4.4.1, 4.4.4.1.1, 4.4.4.2, 4.4.4.3, and 4.4.4.4

- 50. DIE CARRIER
- 50.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

60. NOTES


60.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications and logistics purposes.

60.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43216-5000 or telephone (614)-692-0536.

60.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined with MIL-PRF-38535 and MIL-STD-1331.

60.4 <u>Sources of Supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see 30.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-96665
		REVISION LEVEL B	SHEET 19



STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-96665
		REVISION LEVEL B	SHEET 20

	APP	ENDIX A		
查询#686288866658AMES 供应商				
Top Metallization:	AI	11.0kA - 14.0kA		
Backside Metallization:	None.			
Glassivation				
Type: Thickness:	PSG 10.4kA - 15.6kA			
Substrate:				
	Single crystal silic	;on.		
• ASSEMBLY RELATED INFORMATION				
Substrate Potential:	Floating or tied to	V _{DD}		
Special assembly instructions:	Bond pad #16 (V	_{DD}) first.		
STANDARD		SIZE		
MICROCIRCUIT DRAWIN		A		5962-9666
DEFENSE SUPPLY CENTER COLU			REVISION LEVEL B	SHEET 21
COLUMBUS, OHIO 43216-50				

查询"5962R9666501VEC"供应商

DATE: 99-04-28

Approved sources of supply for SMD 5962-96665 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN	Vendor CAGE Number	Vendor similar PIN <u>1</u> /
5962R9666501VEC	34371	CD4504BDMSR
5962R9666501VXC	34371	CD4504BKMSR
5962R9666501V9A	34371	CD4504BHSR
5962R9666501TEC	34371	CD4504BDTR
5962R9666501TXC	34371	CD4504BKTR

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

34371

Harris Semiconductor P.O. Box 883 Melbourne, FL 32902-0883

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.