

**LC75373E**

Electronic Volume Control for Car Stereo Systems



Overview

The LC75373E is an electronic volume control that can implement volume, balance, fader, bass/treble + super bass, loudness, input switching, and input/output level control functions with a minimal number of external components.

Functions

- Volume: Provides 81 positions, from 0 dB to -79 dB (in 1-dB steps) and $-\infty$. A balance function can be implemented by controlling the left and right channels independently.
- Fader: This function can attenuate either the rear or the front outputs over 16 positions. (From 0 to -20 dB in 2-dB steps, from -20 to -25 dB in one 5-dB step, from -25 to -45 dB in 10-dB steps, -60 dB, and $-\infty$.)
- Bass/treble: Forms an NF-type tone control circuit with the addition of external capacitors. The base and treble controls each have 15 positions.
- Input gain: The input signal can be amplified from 0 dB to +18.75 dB in 1.25 dB steps.
- Output gain: One of two output of 0 dB and + 6.5 dB can be selected for fader output.
- Input switch: The signal can be selected from one of four inputs for each of the left and right channels.
- Super bass: The position of super bass can be controlled in 11 steps.

Features

- On-chip buffer amplifiers for a minimum of external components.
- Built-in reference voltage generation circuit
- Serial data input: Supports CCB format communication with the system controller.

Specifications


Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{DD\text{ max}}$	V_{DD}	11	V
Maximum input voltage	$V_{IN\text{ max}}$	CL, DI, CE	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Operating temperature	T_{opr}		-40 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}		-50 to +125	$^\circ\text{C}$

Package Dimensions

unit: mm

3148-QFP44MA



- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

Allowable Operating Ranges at Ta = 25°C, V_{SS} = 0 V


Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}	V _{DD}	6.0		10.5	V
Input high-level voltage	V _{IH}	CL, DI, CE	4.0		V _{DD}	V
Input low-level voltage	V _{IL}	CL, DI, CE	V _{SS}		1.0	V
Input voltage amplitude	V _{IN}	CL, DI, CE, LVRIN, RVRIN, L1 to L4, R1 to R4 LFIN, RFIN, LSIN, RSIN	V _{SS}		V _{DD}	Vp-p
Input pulse width	t _{pw}	CL	1			μs
Setup time	t _{setup}	CL, DI, CE	1			μs
Hold time	t _{hold}	CL, DI, CE	1			μs
Operating frequency	f _{opg}	CL			500	kHz

Electrical Characteristics at Ta = 25°C, V_{DD} = 8 V, V_{SS} = 0 V

Parameter	Symbol	Conditions	min	typ	max	Unit
[Input Block]						
Maximum input gain	G _{in max}			+18.75		dB
Step resolution	G _{step}			+1.25		dB
[Output Block]						
Maximum output gain	G _{out max}			+6.5		dB
[Volume Control Block]						
Step resolution	A _T step			1		dB
Step error	A _T err	step = 0 to −20 dB	−1	0	+1	dB
		step = −20 to −50 dB	−3	0	+3	dB
[Fader Volume Block]						
Step resolution	A _T step	step =0 to −20 dB		2		dB
		step = −20 to −25 dB		5		
		step = −25 to −45 dB		10		
Step error	A _T err	step = 0 to −45 dB	−2	0	+2	dB
		step = −45 to −60 dB	−3	0	+3	dB
Output load resistance	R _L		10			kΩ
[Bass/Treble Control Block]						
Bass control range	G _{bass}	Max. boost/cut	±9	±10.5	±12	dB
Treble control range	G _{tre}	Max. boost/cut	±8	±10.5	±13	dB
[Super Bass Block 1 (Type GEQ)]						
Control range	C _{range}	Max. boost		+17		dB
Step resolution	A _T step			+1.7		dB
[Super Bass Block 2 (Type T)]						
Control range	C _{range}	Max. boost		+20		dB
Step resolution	A _T step			+2.0		dB
[Overall Characteristics]						
Total harmonic distortion	THD	V _{IN} = 1 V _{rms} , f = 1 kHz, all settings flat overall		0.003	0.01	%
Crosstalk	CT	V _{IN} = 1 V _{rms} , f = 1 kHz, all settings flat overall, R _g = 1 kΩ		80.5		dB
Output at maximum attenuation	V _O min	V _{IN} = 1 V _{rms} , f = 1 kHz, main volume at −∞		−80		dB
Output noise voltage	V _{N1}	All settings flat overall (IHF-A), R _g = 1 kΩ		8		μV
	V _{N2}	All settings flat overall (DIN-AUDIO), R _g = 1 kΩ		10		μV
Input high-level current	I _{IH}	CL, DI, CE: V _{IN} = 8 V			10	μA
Input low-level current	I _{IL}	CL, DI, CE: V _{IN} = 0 V	−10			μA


Note: Values in parenthesis are targets and will be fixed after evaluation.

Equivalent Circuit Block Diagram




Sample Application Circuit


1. When super bass circuit 1 (Type GEQ) is used



2. When super bass circuit 2 (Type T) is used



Pin Assignment



Top view

Pin Functions


Pin No.	Symbol	Function	Note
19	Vref	<ul style="list-style-type: none"> 1/2 V_{DD} voltage generation block. A capacitor must be connected between Vref and V_{SS} to suppress power supply ripple. 	
20 21 14 13	LROUT LFOUT RROUT RFOUT	<ul style="list-style-type: none"> Fader outputs. The front and rear systems can be attenuated independently. 	
22 12	LFIN RFIN	<ul style="list-style-type: none"> Fader inputs Must be driven from low-impedance circuits. 	
28 6	LTOUT RTOUT	<ul style="list-style-type: none"> Tone control outputs 	
31 30 29 3 4 5	LT1 LT2 LT3 RT1 RT2 RT3	<ul style="list-style-type: none"> Connections for the bass and treble compensation capacitors for the tone control circuit <p>Connect high-band compensation capacitors between T1 and T2. Connect low-band compensation capacitors between T2 and T3.</p>	
26 25 24 8 9 10	LS1 LS2 LS3 RS1 RS2 RS3	<ul style="list-style-type: none"> Super bass compensation capacitors 	
33 1	LVRIN RVRIN	<ul style="list-style-type: none"> 4-dB volume control inputs These inputs must be driven from low-impedance circuits. 	

Continued on next page.

Continued from preceding page.

Pin No.	Symbol	Function	Note
34 44	LSELO RSELO	<ul style="list-style-type: none"> Outputs from the input selector 	
38 37 36 35 40 41 42 43	L1 L2 L3 L4 R1 R2 R3 R4	<ul style="list-style-type: none"> Signal inputs 	
39	V _{DD}	Power supply connection	
15	V _{SS}	Ground	
18	CE	Chip enable. Data is latched internally at the point this pin goes from high to low. The analog switches operate at that point. Data transfer is enabled when this pin is high.	
16 17	CL DI	Inputs for the serial data and clock used for LSI control.	
32 2	LCOM RCOM	1-dB block common outputs	
27 7	LSIN RSIN	<ul style="list-style-type: none"> Super bass inputs These inputs must be driven by low-impedance circuits. 	
11 23	RSOUT LSOUT	<ul style="list-style-type: none"> Super bass outputs 	

Input Block Equivalent Circuit



The right channel
is identical.

Unit (resistance: Ω)

The diagram illustrates a 20-bit digital-to-analog converter (DAC) circuit. It consists of two main sections: a 20-bit resistor ladder and a 5-bit resistor ladder, both using op-amp buffers.

20-bit Resistor Ladder (Left):

- Input:** LVRIN (0dB)
- Resistor Values (from top to bottom):** 73.809K, 46.570K, 29.384K, 18.540K, 11.698K, 7.381K, 4.657K, 2.938K, 1.854K, 1.170K, 0.738K, 0.466K, 0.294K, 0.185K, 0.117K, 0.074K, 0.047K, 0.029K, 0.019K, 0.020K.
- Attenuation Levels (from top to bottom):** 0dB, -4dB, -8dB, -12dB, -16dB, -20dB, -24dB, -28dB, -32dB, -36dB, -40dB, -44dB, -48dB, -52dB, -56dB, -60dB, -64dB, -68dB, -72dB, -76dB, $-\infty$ dB.
- Total Resistance:** TOTAL=200K (indicated by a bracket on the left).
- Output:** LVref

5-bit Resistor Ladder (Right):

- Input:** 0dB (from the 20-bit ladder's output).
- Resistor Values (from top to bottom):** 5.437K, 4.846K, 4.319K, 35.397K.
- Attenuation Levels (from top to bottom):** 0dB, -1dB, -2dB, -3dB, $-\infty$ dB.
- Total Resistance:** TOTAL=50K (indicated by a bracket on the right).
- Output:** To the tone block


Common Reference:

- LCOM:** Common mode reference for the 5-bit ladder.
- LVref:** Reference voltage for the 20-bit ladder.


Notes:

- The right channel is identical.
- Unit (resistance: Ω)

Tone Control Block Equivalent Circuit



Super Bass Block Equivalent Circuit




Note: Concerning super bass switching control

- If the Q for super bass 1 (Type GEQ) is to be set to a relatively large value
SW1.....on (Note that this switch should be set to the off position only if STEP 0 data was sent.)
SW2.....on
SW3.....off
SW4.....off
- If the Q for super bass 2 (Type T) can be set to a relatively small value without problem
SW1.....off
SW2.....off
SW3.....on
SW4.....on

Super Bass Block Circuit 1 External Capacitor Calculation Example

The LC75373E external capacitors function as the structural elements for simulated inductances. This section presents the equivalent circuits and the formulas used to calculate the desired center frequencies.

Simulated Inductance Equivalent Circuit



Sample Calculations

Specifications: Center frequency: $F_0 = 100 \text{ Hz}$
 Q at maximum boost: $Q_{\max} = 1.05$

① Determine the sharpness Q_0 of the simulated inductance itself.

$$Q_0 = \frac{(RT_2 + R_{\text{feed}})}{RT_2} \quad * Q_{\max} \approx 2.6481$$

② Determine C_1 .


$$C_1 = \frac{1}{2 * \pi * F_0 * RT_2 * Q_0} \approx 0.60 (\mu\text{F})$$

③ Determine C_2

$$C_2 = \frac{Q_0}{2 * \pi * F_0 * RT_3} \approx 0.014 (\mu\text{F})$$


*: See the super bass block equivalent circuit diagram for the values of the internal resistors.



Fader Volume Control Block Equivalent Circuit







When data indicating an gain of $-\infty$ is sent to the main volume control 1-dB step function, S1 and S2 open, and S3 and S4 go on at the same time.



The LC75373E is controlled by applying serial data in the stipulated format to the CE, CL, and DI pins. The data consists of 52 bits, of which 8 bits are the chip address and 44 bits are the data.














THD—Frequency characteristics



THD—Output level characteristics



THD—Input level characteristics



Usage Notes

1. The states of the internal analog switches are undefined when power is first applied. Use an external muting circuit or other technique to mute the outputs until correct control data has been set up in the LC75373E.
2. Either cover the lines connected to the CL, DI, and CE pins with the ground pattern or use shielded cable for those lines to prevent the high-frequency digital signals on those lines from entering the analog system.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
 - Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
 - Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1998. Specifications and information herein are subject to change without notice.