

TS2PCIE412

# 4-CHANNEL 8:16 MULTIPLEXER/DEMULTIPLEXER PCI EXPRESS SWITCH

#### Check for Samples: TS2PCIE412

- Compatible With PCI Express (PCIe) Standard
- Wide Bandwidth of over 3 Gbps
- Low Crosstalk (X<sub>TALK</sub> = -32 dB Typ at 1.25 GHz)
- O<sub>IRR</sub> = -36.3 dB Typical at 1.25 GHz
- Low Bit-to-Bit Skew (t<sub>sk(O)</sub> = 0.06 ns Typical)
- V<sub>DD</sub> Operating Range: 1.5 V to 2 V
- Ioff Supports Partial Power-Down Mode
   Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

### **APPLICATIONS**

- PCIe Bus Multiplexing and Expansion
- Routing PCI Express Data and/or Display Port
  Signals
- Notebook PCs
- Desktop PCs
- Servers/Storage Area Networks

		RUA PACKAGE (TOP VIEW)		
GND	1)	(4 <u>7</u> ) (4 <u>1</u> ) (4 <u>1</u> ) (4 <u>1</u> ) (4 <u>1</u> ) (4 <u>1</u> ) (4 <u>1</u> )	1 <u>38</u>	0 <sup>B</sup> 1
A <sub>0</sub>	<u>ē</u> )		۱ <u>3</u> 7	1 <sup>B</sup> 1
A <sub>1</sub>	<u>3</u> )		۱ <u>36</u>	2 <sup>B</sup> 1
GND	<u></u> 4)		( <u>35</u>	3 <sup>B</sup> 1
$V_{DD}$	<u>5</u> )	1 1 1 1 1 1	۱ <u>3</u> 4	0 <sup>B</sup> 2
A <sub>2</sub>	[ <u>ē</u> )		۱ <u>33</u>	1 <sup>B</sup> 2
A <sub>3</sub>	ĒŹ)		1 <u>32</u>	2 <sup>B</sup> 2
V <sub>DD</sub>	<u>8</u> )	Eveneed	v <u>3</u> 1	3 <sup>B</sup> 2
SEL	<u>9</u> )	Exposed Center Pad	1 <u>30</u>	V <sub>DD</sub>
GND	10'	(GND)	<u>(29</u>	4 <sup>B</sup> 1
A <sub>4</sub>	11		(28	5 <sup>B</sup> 1
Α <sub>5</sub>	1 <u>2</u> 1		<u>27</u>	6 <sup>B</sup> 1
$V_{DD}$	י <u>13</u> י		<u>(26</u>	7 <sup>B</sup> 1
GND	14		( <u>25</u>	<sub>4</sub> B <sub>2</sub>
A <sub>6</sub>	י <u>15</u> י		<u>(24</u>	5 <sup>B</sup> 2
A <sub>7</sub>	י <u>16</u> י		( <u>2</u> 3	6 <sup>B</sup> 2
GND	י <u>ד</u> ו]	1 2 2 1 2 1	(22	7 <sup>B</sup> 2
	C	V <sub>DD</sub> GND V <sub>DD</sub> GND	02	

If the exposed center pad is used, it must be connected to ground.

### **DESCRIPTION/ ORDERING INFORMATION**

The TS2PCIE412 is a 4-channel PCIe 2:1 multiplexer/demultiplexer switch that can be used to route one PCIe data lane between two possible destinations or two PCIe data lanes to one destination. Each channel consists of differential pairs of receive (RX) and transmit (TX) signals and operates at a signal-processing bandwidth speed, which supports the PCIe standard of 2.5 Gbps. The device is controlled with one select input (SEL) pin, where SEL controls the data path of the multiplexer/demultiplexer and can be connected to any GPIO in the system. The unselected channel is set in a high-impedance state.

#### ORDERING INFORMATION

T <sub>A</sub>	T <sub>A</sub> PACKAGE <sup>(1) (2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	QFN – RUA	Tape and reel	TS2PCIE412RUAR	SH412	

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



44



	FUNCT	TIONAL D	IAGRAM		
A <sub>0</sub>	•	_00		38	0 <sup>B</sup> 1
A <sub>1</sub> _3		-0-1-0		37	1 <sup>B</sup> 1
A <sub>2</sub> 6	•	-0-1-0		36	2 <sup>B</sup> 1
A <sub>3</sub> _7		-0-1-0		35	<sup>2</sup> '
0				34	0 <sup>B</sup> 2
				33	1 <sup>B</sup> 2
				32	<sub>2</sub> B <sub>2</sub>
				31	<sub>3</sub> B <sub>2</sub>
A <sub>4</sub>				29	<sub>4</sub> B <sub>1</sub>
A <sub>5</sub> <u>12</u>				28	<sub>5</sub> B <sub>1</sub>
A <sub>6</sub> <u>15</u>			i	27	<sub>6</sub> B <sub>1</sub>
A <sub>7</sub> <u>16</u>			 	26	<sub>7</sub> B <sub>1</sub>
				25	<sub>4</sub> B <sub>2</sub>
				24	<sub>5</sub> B <sub>2</sub>
				23	<sub>6</sub> B <sub>2</sub>
				22	<sub>6</sub> –2 <sub>7</sub> B <sub>2</sub>
					782
	SEL		ntrol ogic		

**FUNCTION TABLE** 

FUNCTION  $A_n$  to  ${}_nB_1$ 

 $A_n$  to  $_nB_2$ 

SEL

L Н

### **TERMINAL FUNCTIONS**

TE	RMINAL	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
A <sub>n</sub> ,	2, 3, 6, 7, 11, 12, 15, 16	I/O	Data I/Os
<sub>n</sub> B <sub>m</sub>	22–29, 31–38	I/O	Data I/Os
SEL	9	I	Select input
V <sub>DD</sub>	5, 8, 13, 18, 20, 30, 40, 42	_	Power supply
GND	1, 4, 10, 14, 17, 19, 21, 39, 41, Exposed center pad	-	Ground

SCDS269C - MARCH 2009 - REVISED APRIL 2010

<u>₩豐簡♥₩S2PCIE412"供应商</u>

### ABSOLUTE MAXIMUM RATINGS<sup>(1) (2)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{DD}$	Supply voltage range		-0.5	2.5	V
VIN	Control input voltage range <sup>(2) (3)</sup>		-0.5	2.5	V
V <sub>I/O</sub>	Switch I/O voltage range <sup>(2) (3) (4)</sup>		-0.5	2.5	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < GND		-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub> < GND		-50	mA
I <sub>I/O</sub>	ON-state switch current <sup>(5)</sup>			100	mA
$I_{DD}$	Continuous current through V <sub>DD</sub>			100	mA
I <sub>GND</sub>	Continuous current through GND			-100	mA
T <sub>stg</sub>	Storage temperature range.		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND unless otherwise specifed.

(3) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(4)  $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .

(5)  $I_{I}$  and  $I_{O}$  are used to denote specific conditions for  $I_{I/O}$ .

### PACKAGE THERMAL IMPEDANCE

over operating free-air temperature range (unless otherwise noted)

				UNIT
$\theta_{JA}$	Package thermal impedance <sup>(1)</sup>	RUA package	51.2	°C/W

(1) The package thermal impedance is calculated in accordance with JESD 51-7.

### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V <sub>DD</sub>	Supply voltage	1.5	1.8	2	V
VIH	High-level control input voltage (SEL)	0.65 × V <sub>DD</sub>			V
VIL	Low-level control input voltage (SEL)		0	.35 × V <sub>DD</sub>	V
V <sub>IO</sub>	Switch input/output voltage	0		$V_{DD}$	V
T <sub>A</sub>	Operating free air temperature	0		85	°C

# SCBS2690-MARCHI2009-REMISED APRIL 2010

### ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY<sup>(1)</sup>

 $V_{DD} = 1.5 \text{ V}$  to 2.0 V.  $T_{A} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)

PAR	AMETER		TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>IK</sub>	SEL	V <sub>DD</sub> = 2.0 V,	I <sub>IN</sub> = -18 mA			-0.7	-1.3	V
IIH	SEL	V <sub>DD</sub> = 2.0 V,	$V_{IN} = V_{DD}$				±1	μA
IIL	SEL	V <sub>DD</sub> =2.0 V,	V <sub>IN</sub> = GND				±1	μA
I <sub>off</sub>		$V_{DD} = 0,$	$V_0 = 0$ to 2 V,	$V_{I} = 0$			1	μΑ
I <sub>CC</sub>		V <sub>DD</sub> = 2.0 V,	$I_{I/O} = 0,$	Switch ON or OFF		200	400	μA
C <sub>IN</sub>	SEL	$f = 10 \text{ MHz}, V_{IN} = 0 \text{ V}$				1		pF
C <sub>OFF</sub>	B port	V <sub>I</sub> = 0 V, f = 10 MHz,	Outputs open,	Switch OFF		1.5	1.5	pF
C <sub>ON</sub>		V <sub>I</sub> = 0 V, f = 10 MHz,	Outputs open,	Switch ON		4.5	4.5	pF
r <sub>ON</sub>		V <sub>DD</sub> = 1.8 V,	$GND \leq V_I \leq V_{DD},$	I <sub>O</sub> = -40 mA		12	18	Ω
r <sub>ON(flat)</sub> (3)		V <sub>DD</sub> = 1.8 V,	$V_{I} = 1.65$ to 1.8 V,	I <sub>O</sub> = -40 mA		0.5		Ω
$\Delta r_{ON}$ <sup>(4)</sup>		V <sub>DD</sub> = 1.8 V,	$GND \le V_I \le V_{DD},$	I <sub>O</sub> = -40 mA		0.2	0.8	Ω
Dynami	c							
v		R <sub>L</sub> = 100 Ω, f = 10 MH	Z			81		
X <sub>TALK</sub>		R <sub>L</sub> = 100 Ω, f = 1.25 G	Hz	See Figure 9		-32		dB
~		$R_{L} = 100 \Omega, f = 10 MHz$	Z			-74		
$O_{IRR}$ $R_L = 10$		R <sub>L</sub> = 100 Ω, f = 1.25 G	Hz	See Figure 10		-36		dB
BW		$R_L = 50 \Omega$ ,	See Figure 8			2.1		GHz
Max dat	a rate	$R_{L} = 50 \Omega$ ,	See Figure 8			4.2		Gbps

(1) V<sub>I</sub>, V<sub>O</sub>, I<sub>I</sub>, and I<sub>O</sub> refer to I/O pins. V<sub>IN</sub> refers to the control inputs. (2) All typical values are at V<sub>DD</sub> = 1.8 V (unless otherwise noted), T<sub>A</sub> = 25°C.

 $r_{ON(flat)}$  is the difference of  $r_{ON}$  in a given channel at specific voltages.  $\Delta r_{ON}$  is the difference of ron from center ports to any other port. (3)

(4)

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{DD}$  = 1.5 V to 2.0 V,  $R_L$  = 200  $\Omega$ ,  $C_L$  = 10 pF (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP <sup>(1)</sup>	МАХ	UNIT
t <sub>pd</sub> <sup>(2)</sup> <sup>(3)</sup>	A <sub>n</sub> or <sub>n</sub> B <sub>n</sub>	<sub>n</sub> B <sub>n</sub> or A <sub>n</sub>		0.28		ns
t <sub>PZH</sub> , t <sub>PZL</sub>	SEL	A <sub>n</sub> or <sub>n</sub> B <sub>n</sub>		7.8	9	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	SEL	A <sub>n</sub> or <sub>n</sub> B <sub>n</sub>		2.5	4	ns
t <sub>sk(O)</sub> <sup>(4)</sup>	A <sub>n</sub> or <sub>n</sub> B <sub>n</sub>	<sub>n</sub> B <sub>n</sub> or A <sub>n</sub>		0.06	0.1	ns
t <sub>sk(p)</sub> <sup>(5)</sup> <sup>(6)</sup>				0.06	0.1	ns

(1) All typical values are at  $V_{DD}$  = 1.8 V (unless otherwise noted)  $T_A$  = 25°C.

(2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

(3)See Figure 6

Output skew between center port to any other port (4)

Skew between opposite transitions of the same output in a given device  $t_{PHL} - t_{PLH}$ (5)

(6) See Figure 7

SCDS269C - MARCH 2009-REVISED APRIL 2010



# <u>™豐簡♥¶S2PCIE412"供应商</u>






Figure 2. OFF Isolation vs Frequency

SCBS2690-MARCH 2009-REMISED APRIL 2010



### Eye Diagrams

10-inch trace board for real implementation,  $V_{DD}$  = 1.8 V, f = 1.25 GHz, transitional signal and non-transitional signal eye from Tektronix TDS6154C and Tektronix RT-Eye = software



#### Figure 4. Transitional Signal Eye for TS2PCIE412 Using a 10-inch Trace

6



SCDS269C - MARCH 2009-REVISED APRIL 2010

<u>₩豐街町S2PCIE412"供应商</u>

### **TYPICAL PERFORMANCE (continued)**

10-inch trace board for real implementation,  $V_{DD}$  = 1.8 V, f = 1.25 GHz, transitional signal and non-transitional signal eye from Tektronix TDS6154C and Tektronix RT-Eye = software





Figure 5. Transitional Signal Eye (Left) and Non-Transitional Signal Eye (Right) for TS2PCIE412 Using a 10-inch Trace




### SCESCEPCT MARCH 2009 - DEVISED ABRIL 2010

PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	V <sub>DD</sub>	S1	RL	VI	CL	$V_{\Delta}$
t <sub>PLZ</sub> /t <sub>PZL</sub>	1.5 V to 2 V	$2 \times V_{DD}$	<b>200</b> Ω	GND	10 pF	0.15 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	1.5 V to 2 V	GND	<b>200</b> Ω	V <sub>DD</sub>	10 pF	0.15 V



### ENABLE AND DISABLE TIMES

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r$  ≤ 2.5 ns,  $t_f$  ≤2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .


#### Figure 6. Test Circuit and Voltage Waveforms

# TS2PCIE412




<u>₩豐铈♥₩\$2PCIE412"供应商</u>

# PARAMETER MEASUREMENT INFORMATION (Skew)



TEST	V <sub>DD</sub>	S1	RL	V <sub>SEL</sub>	CL
t <sub>sk(o)</sub>	1.5 V to 2 V	Open	<b>200</b> Ω	V <sub>DD</sub> or GND	10 pF
t <sub>sk(p)</sub>	1.5 V to 2 V	Open	<b>200</b> Ω	V <sub>DD</sub> or GND	10 pF



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

### Figure 7. Test Circuit and Voltage Waveforms

Texas Instruments

SCBS2690-MARCH 2009-REMISED APRIL 2010

www.ti.com






Figure 8. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when  $V_{SEL} = 0$  V and  $A_0$  is the input, the output is measured at  $0B_1$ . All unused analog I/O ports are left open.

### HP8753ES Setup

Average = 4 RBW = 3 kHz  $V_{BIAS}$  = 0.35 V ST = 2 s P1 = 0 dBM



<u>₩豐铈啤TS2PCIE412"供应商</u>

### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 9. Test Circuit for Crosstalk (X<sub>TALK</sub>)

Crosstalk is measured at the input of the nonadjacent ON channel. For example, when  $V_{SEL} = 0$  V and A<sub>1</sub> is the input, the output is measured at A<sub>3</sub>. All unused analog input (A) ports are connected to GND, and output (B) ports are connected to GND through 50- $\Omega$  pulldown resistors.


### HP8753ES Setup

Average = 4 RBW = 3 kHz  $V_{BIAS} = 0.35 V$ ST = 2 s P1 = 0 dBM

TEXAS INSTRUMENTS

<u>SC雪的下於PCH2091步时5日間。2010</u>

www.ti.com



### PARAMETER MEASUREMENT INFORMATION (continued)

Figure 10. Test Circuit for Off Isolation (O<sub>IRR</sub>)

OFF isolation is measured at the output of the OFF channel. For example, when  $V_{SEL} = 0$  V and A<sub>1</sub> is the input, the output is measured at 1B<sub>2</sub>. All unused analog input (A) ports are left open, and output (B) ports are connected to GND through 50- $\Omega$  pulldown resistors.

### HP8753ES Setup

Average = 4 RBW = 3 kHz  $V_{BIAS} = 0.35 V$ ST = 2 s P1 = 0 dBM



### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Pea
TS2PCIE412RUAR	ACTIVE	WQFN	RUA	42	3000	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www. information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information but may not have conducted destructive testing or chemical ar TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu

## **MECHANICAL DATA**

### 查询"TS2PCIE412"供应商



- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.






# THERMAL PAD MECHANICAL DATA RUA (R-PQFP-N42)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

### 查询"TS2PCIE412"供应商

# RUA (R-PWQFN-N42)



A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



### 查询"TS2PCIE412"供应商

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated