SCCS033A - MAY 1994 - REVISED OCTOBER 2001

查询"CY74FCT821BTSOCT"供应商	SCCS033A – MAY 1994 – REVISE
<ul> <li>Function, Pinout, and Drive Compatible With FCT, F Logic, and AM29821</li> </ul>	P, Q, OR SO PACKAGE (TOP VIEW)
<ul> <li>Reduced V<sub>OH</sub> (Typically = 3.3 V) Version of Equivalent FCT Functions</li> </ul>	$\frac{\overline{OE} \begin{bmatrix} 1 & 24 \end{bmatrix} V_{CC}}{D_0 \begin{bmatrix} 2 & 23 \end{bmatrix} Y_0}$
<ul> <li>Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics</li> </ul>	$     \begin{array}{ccccccccccccccccccccccccccccccccc$
<ul> <li>I<sub>off</sub> Supports Partial-Power-Down Mode Operation</li> </ul>	$ \begin{array}{ccc} D_{4} \begin{bmatrix} 6 & 19 \end{bmatrix} Y_{4} \\ D_{5} \begin{bmatrix} 7 & 18 \end{bmatrix} Y_{5} \end{array} $
Matched Rise and Fall Times	$D_6 \begin{bmatrix} 8 & 17 \end{bmatrix} Y_6$
<ul> <li>Fully Compatible With TTL Input and Output Logic Levels</li> </ul>	$D_7 [] 9 16 [] Y_7  D_8 [] 10 15 [] Y_8  D_7 [] 10 15 [] Y_8  D_7 [] 10 11 [] Y_8  D_7 [] 10 11 [] Y_8  D_7 [] 10 11 [] Y_8  D_7 [] 10 [] Y_7  D_8 [] 10 15 [] Y_8  D_8 [] 10 15 [] Y_8 \\ D_$
<ul> <li>ESD Protection Exceeds JESD 22</li> <li>2000-V Human-Body Model (A114-A)</li> <li>200-V Machine Model (A115-A)</li> <li>1000-V Charged-Device Model (C101)</li> </ul>	D <sub>9</sub> 11 14 Y <sub>9</sub> GND 12 13 CP

- 64-mA Output Sink Current 32-mA Output Source Current
- **High-Speed Parallel Register With** Positive-Edge-Triggered D-Type Flip-Flops

### description

This bus-interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The CY74FCT821T is a 10-bit-wide buffered version of the popular CY74FCT374 function. This device is ideal for use as an output port requiring high IOL/IOH.

This device is designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.

This device is fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

NAME	I/O	DESCRIPTION
D	Ι	D flip-flop data inputs
CP	0	Clock pulse for the register. Enters data into the register on the low-to-high clock transition.
Y	0	Register 3-state outputs
OE	Ι	Output control. When $\overline{OE}$ is high, the Y outputs are in the high-impedance state. When $\overline{OE}$ is low, true register data is present at the Y outputs.

**PIN DESCRIPTION** 



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

### 

TA	PAC	KAGE <sup>†</sup>	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING					
	QSOP – Q	Tape and reel	6	CY74FCT821CTQCT	FCT821C					
	SOIC – SO	Tube	6	CY74FCT821CTSOC	FCT821C					
	3010 - 30	Tape and reel	6	CY74FCT821CTSOCT	FGT02TC					
	DIP – P	Tube	7.5	CY74FCT821BTPC	CY74FCT821BTPC					
–40°C to 85°C	SOIC – SO	Tube	7.5	CY74FCT821BTSOC	FCT821B					
	3010 - 30	Tape and reel	7.5	CY74FCT821BTSOCT	FGT02TB					
	QSOP – Q	Tape and reel	10	CY74FCT821ATQCT	FCT821A					
	SOIC – SO	Tube	10	CY74FCT821ATSOC	FCT821A					
	3010 - 30	Tape and reel	10	CY74FCT821ATSOCT	FUIDZIA					

### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE

	INPUTS	FUNCTION			
OE	D	СР	q	Y	
Н	Х	Ŷ	L	Z	Z
н	L	Ŷ	L	Z	
н	Н	Ŷ	Н	Z	Load
L	L	Ŷ	L	L	LUau
L	Н	Ŷ	Н	Н	

H = High logic level, L = Low logic level, X = Don't care, NC = No change,  $\uparrow$  = Low-to-high transition,

Z = High-impedance state

## logic diagram (positive logic)



To Nine Other Channels



### absolute maximum rating over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential	
DC output voltage range	
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): P package	67°C/W
(see Note 2): Q package	61°C/W
(see Note 2): SO package	46°C/W
Ambient temperature range with power applied, T <sub>A</sub>	
Storage temperature range, T <sub>stg</sub> –65°C to	› 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
ЮН	High-level output current			-32	mA
IOL	Low-level output current			64	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	S	MIN	TYP†	MAX	UNI
VIK	V <sub>CC</sub> = 4.75 V,	I <sub>IN</sub> = -18 mA	I <sub>IN</sub> = -18 mA			-1.2	V
Maxia		I <sub>OH</sub> = -32 mA		2			v
VOH	V <sub>CC</sub> = 4.75 V	I <sub>OH</sub> = -15 mA		2.4	3.3		v
VOL	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 64 mA			0.3	0.55	V
V <sub>hys</sub>	All inputs				0.2		V
ų	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = V <sub>CC</sub>				5	μA
Чн	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 2.7 V				±1	μA
۱ <sub>IL</sub>	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 0.5 V				±1	μA
IOZH	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 2.7 V				10	μA
IOZL	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0.5 V				-10	μA
los‡	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0 V		-60	-120	-225	m
l <sub>off</sub>	V <sub>CC</sub> = 0 V,	V <sub>OUT</sub> = 4.5 V				±1	μA
ICC	V <sub>CC</sub> = 5.25 V,	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2	m
ΔICC	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> =	= 3.4 V <sup>§</sup> , f <sub>1</sub> = 0, Outputs op	ben		0.5	2	m
ICCD	$\frac{V_{CC}}{OE} = \frac{5.25}{EN} \text{ V}, \text{ One}$	bit switching at 50% duty c $N \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$	ycle, Outputs open, 0.2 V		0.06	0.12	m∕ M⊦
		One bit switching at f <sub>1</sub> = 5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4	
IC#	$V_{CC} = 5.25 V,$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4	m
۱ <i>۲</i>	Outpu <u>ts</u> open, OE = EN = GND	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \text{ V or} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \end{array}$		1.6	3.2	111/
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.9	12.2	
Ci					5	10	pF
Co					9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input ( $V_{IN}$  = 3.4 V); all other inputs at  $V_{CC}$  or GND

This parameter is derived for use in total power-supply calculations.

<sup>#</sup> IC = ICC +  $\Delta$ ICC × D<sub>H</sub> × N<sub>T</sub> + I<sub>CCD</sub> (f<sub>0</sub>/2 + f<sub>1</sub> × N<sub>1</sub>)

Where:

IC = Total supply current

I<sub>CC</sub> = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input (VIN = 3.4 V)

D<sub>H</sub> = Duty cycle for TTL inputs high

 $N_T$  = Number of TTL inputs at  $D_H$ 

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

 $f_0$  = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

 $N_1$  = Number of inputs changing at  $f_1$ 

All currents are in milliamperes and all frequencies are in megahertz.

Il Values for these conditions are examples of the ICC formula.



## 查询"CY74FCT821BTSOCT"供应商

SCCS033A - MAY 1994 - REVISED OCTOBER 2001


# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER		TEST LOAD	CY74FCT821AT		CY74FCT821BT		CY74FCT821CT		UNIT	
	FARAMETER	_	TEST LOAD	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration	СР	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω	7		6		6		ns
t <sub>su</sub>	Setup time, before $CP^\uparrow$	Data	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω	4		3		3		ns
th	Hold time, after CP $\uparrow$	Data	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω	2		1.5		1.5		ns

## switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	TEST LOAD	CY74FC1	821AT	CY74FCT	821BT	CY74FC1	821CT	UNIT																
PARAMETER	(INPUT)	(OUTPUT)	TEST LOAD	MIN	MAX	MIN	MAX	MIN	MAX	UNIT																
<sup>t</sup> PLH	СР	Y	CL = 50 pF,		10		7.5		6																	
<sup>t</sup> PHL	CF	I	$R_L = 500 \Omega$		10		7.5		6	ns																
<sup>t</sup> PLH	СР	Y	C <sub>L</sub> = 300 pF,		20		15		12.5	ns																
<sup>t</sup> PHL	GF	ľ	RL = 500 Ω		20		15		12.5	115																
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 50 pF,		12		8		7	ns																
<sup>t</sup> PZL	OE		Ι	I	I	1		Ι	Ι	I	Ι	Ι	Ι	I	I	I	•	R <sub>L</sub> = 500 Ω	RL = 500 Ω	R <sub>L</sub> = 500 Ω		12		8		7
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 300 pF,		23		15		12.5	20																
<sup>t</sup> PZL	OE	ſ	$R_L = 500 \Omega$		23		15		12.5	ns																
<sup>t</sup> PHZ	OE	Y	CL = 5 pF,		7		6.5		6																	
<sup>t</sup> PLZ	0E	T	$R_L = 500 \Omega$		7		6.5		6	ns																
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 50 pF,		8		7.5		6.5	ns																
<sup>t</sup> PLZ	UE UE	I I	$R_L = 500 \Omega$		8		7.5		6.5	115																

#### SCC 993 新山 MAY 799 CREA 13 年 B 4 CREA 13 4 E F A 4 5 CREA 13 4 F A 4 5 CREA 13 5 CREA 13 5 CREA 13 4 5 CREA 13 5 CR



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



### 查询"CY74FCT821BTSOCT"供应商

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated