



1.1 Scope.

This specification covers the detail requirement for a monolithic CMOS 12-bit sampling A/D converter. It features a track/hold amplifier, 8 μ s successive approximation ADC, 3 V buried Zener reference and an analog input range of ± 10 V.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD7876TQ/883B

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

Package Description

Q-24 24-Pin Cerdip

1.3 Absolute Maximum Ratings.

V_{DD} to AGND	-0.3 V dc to +7 V dc
V_{SS} to AGND	+0.3 V dc to -7.0 V dc
AGND to DGND	-0.3 V dc to $V_{DD} + 0.3$ V dc
V_{IN} to AGND	-15 V dc to +15 V dc
REF OUT to AGND	0 V dc to V_{DD}
Digital Inputs to DGND	-0.3 V dc to $V_{DD} + 0.3$ V dc
Digital Outputs to DGND	-0.3 V dc to $V_{DD} + 0.3$ V dc
Power Dissipation ($T_A = +75^\circ\text{C}$), P_D	450 mW
Lead Temperature (Soldering 10 sec)	+300°C
Storage Temperature Range	-65°C to +150°C
Thermal Resistance, Junction-to-Case	See MIL-M-38510, Appendix C

1.4 Recommended Operating Conditions.

Supply Voltage

V_{DD}	+4.75 V dc to +5.25 V dc
V_{SS}	-4.75 V dc to -5.25 V dc
AGND	0 V dc
DGND	0 V dc
External Clock Frequency, f_{CLK}	2.5 MHz
Ambient Operating Temperature Range	-55°C to +125°C

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

AD7876—SPECIFICATIONS

Table 1.

Test	Symbol	Device	Limits		Sub Groups	Test Condition ¹ (-55°C ≤ T _A ≤ +125°C unless otherwise noted)	Unit
			Min	Max			
Resolution	RES	All	12		1, 2, 3	Guaranteed Minimum Resolution	Bits
Integral Nonlinearity	INL	All		±1	1, 2, 3		LSB
Differential Nonlinearity	DNL	All		+1	1, 2, 3		LSB
Bipolar Zero Error	BZ _E	All		±6	1, 2, 3		LSB
Full-Scale Error ²	F _{SE}	All		±8	1		LSB
Full-Scale Error Temperature Coefficient ²	ΔFSE/ΔT	All		±60	1, 2, 3		ppm/°C
Track/Hold Acquisition Time	t _{ACQ}	All		2	9, 10, 11		μs
Analog Input Voltage Range	V _{IN}	All		±10	1, 2, 3		V
Analog Input Current	I _{IN}	All		±600	1, 2, 3		μA
REF OUT Voltage	V _{REF}	All	2.99	3.01	1		V
REF OUT Voltage Temperature Coefficient	ΔV _{REF} /ΔT	All		±60	1, 2, 3		ppm/°C
Reference Load Sensitivity	ΔV _{REF} /ΔI	All		-1.0	1, 2, 3	Reference Load Current Change = 0 μA to 500 μA ³	mV
Logic Input High Voltage	V _{INH}	All	2.4		1, 2, 3		V
Logic Input Low Voltage	V _{INL}	All		0.8	1, 2, 3		V
Input Current	I _{IN}	All		±10	1, 2, 3	V _{IN} = 0 V to V _{DD}	μA
		All		±10	1, 2, 3	12/8/CLK Input Only, V _{IN} = V _{SS} to V _{DD}	μA
Input Capacitance ³	C _{IN}	All		10	1, 2, 3		pF
Output Logic High Voltage	V _{OH}	All	4.0		1, 2, 3	I _{SOURCE} = 40 μA	V
Output Logic Low Voltage	V _{OL}	All		0.4	1, 2, 3	I _{SINK} = 1.6 mA	V
DB11-DB0 Floating State Leakage Current	I _L	All		10	1, 2, 3		μA
DB11-DB0 Floating State Output Capacitance ³	C _{OUT}	All		15	4		pF
External Clock Conversion Time	t _{CONV (Ext)}	All		8.0	9, 10, 11	f _{CLK} = 2.5 MHz	μs
Internal Clock Conversion Time	t _{CONV (Int)}	All	7	9	9, 10, 11		μs
Supply Current	I _{DD}	All		13	1, 2, 3		mA
	I _{SS}	All		6	1, 2, 3		mA
CONVST Pulse Width ⁴	t ₁	All	50		9	Input tr, tf = 5.0 ns (10% to 90% of +5.0 V), Timing Voltage Reference Level = 1.6 V, See Figure 1	ns
CS to RD Setup Time ⁴ (Mode 1)	t ₂	All	0				ns
RD Pulse Width	t ₃	All	75		9, 10, 11		ns
CS to RD Hold Time ⁴ (Mode 1)	t ₄	All	0		9		ns
RD to INT Delay Time ⁴	t ₅	All		70	9		ns
Data Access Time After RD ⁵	t ₆	All		70	9, 10, 11		ns
Bus Relinquish Time After RD ⁶	t ₇	All	5.0	50	9, 10, 11		ns
HBEN to RD Setup Time ⁴	t ₈	All	0		9		ns
HBEN to RD Hold Time ⁴	t ₉	All	0		9		ns

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Test	Symbol	Device	Limits		Sub Groups	Test Condition ¹ ($-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ unless otherwise noted)	Unit
			Min	Max			
SSTRB to SCLK Falling Edge Setup Time	t ₁₀	All	100		9	Input tr, tf = 5.0 ns (10% to 90% of +5.0 V), Timing Voltage Reference Level = 1.6 V, See Figure 1	ns
SCLK Cycle Time ^{4, 7}	t ₁₁	All	370		9		ns
SCLK to Valid Data Delay Time ^{4, 8}	t ₁₂	All		150	9		ns
SCLK Rising Edge to SSTRB ⁴	t ₁₃	All	20	100	9		ns
Bus Relinquish Time After SCLK ⁴	t ₁₄	All	10	100	9		ns
$\overline{\text{CS}}$ to $\overline{\text{RD}}$ Setup Time (Mode 2) ⁴	t ₁₅	All	60		9		ns
Propagation Delay Time, $\overline{\text{CS}}$ to $\overline{\text{BUSY}}^4$	t ₁₆	All		120	9		ns
Data Setup Time Prior to $\overline{\text{BUSY}}^4$	t ₁₇	All	200		9		ns
$\overline{\text{CS}}$ to $\overline{\text{RD}}$ Hold Time (Mode 2) ⁴	t ₁₈	All			9		ns
HBEN to $\overline{\text{CS}}$ Setup Time ⁴	t ₁₉	All	0		9		ns
HBEN to $\overline{\text{CS}}$ Hold Time ⁴	t ₂₀	All	0		9	ns	

NOTES

¹V_{DD} = +4.75 V to +5.25 V; V_{SS} = -4.75 V or -5.25 V, AGND = DGND = 0 V; f_{CLK} = +2.5 MHz external, unless otherwise specified.

²Includes internal reference error and is calculated after bipolar zero error has been adjusted out.

³Reference load should not be changed during conversion.

⁴Sample tested at +25°C to ensure compliance.

⁵t₆ is defined as the time required for an output to cross 0.8 V or 2.4 V.

⁶t₇ is defined as the time required for the data lines to change 0.5 V.

⁷SCLK mark/space ratio (measured from a voltage level of 1.6 V) is 40/60 to 60/40.


⁸SDATA will drive higher capacitive loads but this will add to t₁₂ since it increases the external RC time constant (4.7 kΩ|C_L) and hence the time to reach 2.4 V, C_L = 35 pF.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

AD7876

3.2.1 Functional Block Diagram and Terminal Assignments.

[查询"AD7876TQ/883B"供应商](#)




3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (81).


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

4.2.1 Life Test/Burn-In Circuit.


Search "AD7876" or "8888" suppliers
 steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).




a. Load Circuit for Access Time, High-Z to V_{OH}



c. Load Circuit for Output Float Delay, V_{OH} to High-Z



b. Load Circuit for Access Time, High-Z to V_{OL}



d. Load Circuit for Output Float Delay, V_{OL} to High-Z

Figure 1. Output Load Circuits and Waveforms

PRELIMINARY
 TECHNICAL
 DATA

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.