

[查询"74HCT75N"供应商](#)

## QUAD BISTABLE TRANSPARENT LATCH

### FEATURES

- Complementary Q and  $\bar{Q}$  outputs
- V<sub>CC</sub> and GND on the centre pins
- Output capability: standard
- I<sub>CC</sub> category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT75 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT75 have four bistable latches. The two latches are simultaneously controlled by one of two active HIGH enable inputs (LE<sub>1-2</sub> and LE<sub>3-4</sub>). When LE<sub>n-n</sub> is HIGH, the data enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs (nD) as long as LE<sub>n-n</sub> is HIGH (transparent). The data on the nD inputs one set-up time prior to the HIGH-to-LOW transition of the LE<sub>n-n</sub> will be stored in the latches. The latched outputs remain stable as long as the LE<sub>n-n</sub> is LOW.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nD to nQ, n $\bar{Q}$ LE <sub>n-n</sub> to nQ, n $\bar{Q}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11 11	12 11	ns ns
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	42	42	pF

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

### Notes

1. CPD is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

$$P_D = CPD \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz      C<sub>L</sub> = output load capacitance in pF

f<sub>o</sub> = output frequency in MHz      V<sub>CC</sub> = supply voltage in V

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

### PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16; SOT109A).

### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 14, 11, 8	1 $\bar{Q}$ to 4 $\bar{Q}$	complementary latch outputs
2, 3, 6, 7	1D to 4D	data inputs
4	LE <sub>3-4</sub>	latch enable input, latches 3 and 4 (active HIGH)
5	V <sub>CC</sub>	positive supply voltage
12	GND	ground (0 V)
13	LE <sub>1-2</sub>	latch enable input, latches 1 and 2 (active HIGH)
16, 15, 10, 9	1Q to 4Q	latch outputs




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.





Fig. 3 IEC logic symbol.



FUNCTION TABLE


OPERATING MODES	INPUTS		OUTPUTS	
	$LE_{n-n}$	$nD$	$nQ$	$n\bar{Q}$
data enabled	H H	L H	L H	H L
data latched	L	X	q	$\bar{q}$

H = HIGH voltage level

L = LOW voltage level

q = lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW  $LE_{n-n}$  transition

X = don't care



### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard  
 $I_{CC}$  category: MSI

### AC CHARACTERISTICS FOR 74HC

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS				
		74HC								V <sub>CC</sub> V	WAVEFORMS			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nD to nQ		33 12 10	110 22 19		140 28 24		165 33 28	ns	2.0 4.5 6.0	Fig. 6			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nD to n $\bar{Q}$		39 14 11	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig. 7			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE <sub>n-n</sub> to nQ		33 12 10	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig. 8			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE <sub>n-n</sub> to n $\bar{Q}$		39 14 11	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 8			
t <sub>THL</sub> / t <sub>T LH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7			
t <sub>W</sub>	enable pulse width HIGH	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8			
t <sub>su</sub>	set-up time nD to LE <sub>n-n</sub>	60 12 10	14 5 4		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 9			
t <sub>h</sub>	hold time nD to LE <sub>n-n</sub>	3 3 3	−8 −3 −2		3 3 3		3 3 3		ns	2.0 4.5 6.0	Fig. 9			

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

$I_{CC}$  category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.  
To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nD	0.75
LE <sub>n-n</sub>	1.00

**AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS			
		74HCT							V <sub>CC</sub> V	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nD to nQ		15	28		35		42	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nD to n̄Q		15	28		35		42	ns	4.5	Fig. 7	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE <sub>n-n</sub> to nQ		13	28		35		42	ns	4.5	Fig. 8	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE <sub>n-n</sub> to n̄Q		15	30		38		45	ns	4.5	Fig. 8	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7	
t <sub>W</sub>	enable pulse width HIGH	16	4		20		24		ns	4.5	Fig. 8	
t <sub>su</sub>	set-up time nD to LE <sub>n-n</sub>	12	4		15		18		ns	4.5	Fig. 9	
t <sub>h</sub>	hold time nD to LE <sub>n-n</sub>	3	−2		3		3		ns	4.5	Fig. 9	

### AC WAVEFORMS




Fig. 6 Waveforms showing the data input (nD) to output (nQ) propagation delays and the output transition times.




Fig. 7 Waveforms showing the data input (nD) to output (nQ) propagation delays and the output transition times.




Fig. 8 Waveforms showing the latch enable input (LE<sub>n-n</sub>) pulse width, the latch enable input to outputs (nQ, nQ̄) propagation delays and the output transition times.




Fig. 9 Waveforms showing the data set-up and hold times for nD input to LEn-n input.

#### Note to AC waveforms

- (1) HC : V<sub>M</sub> = 50%; V<sub>I</sub> = GND to V<sub>CC</sub>.
- HCT: V<sub>M</sub> = 1.3 V; V<sub>I</sub> = GND to 3 V.