|                         |       |       |     |          |                  | 4     |                   |      | EVISI | ONS      |      |       |       |        |        |         |      |      |      |    |
|-------------------------|-------|-------|-----|----------|------------------|-------|-------------------|------|-------|----------|------|-------|-------|--------|--------|---------|------|------|------|----|
| 查询。"5962                | -975  | 2201  | QXC | "供/      | 业商 <sub>D</sub>  | ESCR  | IPTIO             | N    |       |          |      |       | DA    | ATE (Y | R-MO-D | A)      |      | APPR | OVED |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      | -     |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
| Į                       |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      | -  |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
|                         |       |       |     |          |                  | 1     |                   |      |       |          |      |       |       |        | r      | <b></b> |      |      |      |    |
| REV                     |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
| SHEET                   | 35    | 36    | 37  | 38       | 39               | 40    | 41                | 42   | 43    |          |      |       |       |        | ļ      |         |      |      |      |    |
| REV                     |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
| SHEET                   | 15    | 16    | 17  | 18       | 19               | 20    | 21                | 22   | 23    | 24       | 25   | 26    | 27    | 28     | 29     | 30      | 31   | 32   | 33   | 34 |
| REV STATUS<br>OF SHEETS | 5     |       |     | RE       |                  |       |                   |      | _     |          |      |       |       |        |        | 40      |      |      | 10   |    |
|                         |       |       |     | SH       | EET              |       | 1                 | 2    | 3     | 4        | 5    | 6     | 7     | 8      | 9      | 10      | 11   | 12   | 13   | 14 |
| PMIC N/A                |       |       |     |          | PAREE            |       |                   |      |       | ł        |      | DEFE  | NSE S | UPPL   | Y CEI  | NTER    | COLU | MBUS | 3    |    |
| STAI                    |       | חס    |     |          |                  |       |                   |      |       | 1        |      |       |       |        |        | HIO 4   |      |      |      |    |
| MICRC                   |       |       | Т   |          | CKED<br>f Bowlin |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |
| DRA                     |       |       | ••  |          |                  |       |                   |      |       |          | POCI | IRCUI |       |        | אם ע   |         | CMC  | ne - |      |    |
| THIS DRAWIN             |       |       | BIE |          | ROVEI<br>(mond l |       |                   |      |       | PRO      | DGRA | MMA   |       |        |        |         |      |      | с    |    |
| FOR U<br>DEPA           | SE BY | ALL   |     |          |                  |       |                   |      |       | SILI     | CON  |       |       |        |        |         |      |      |      |    |
| AND AGE                 | ICIES | of th |     | DRA      | WING             |       | DVAL E<br>06 - 27 | DATE |       |          |      | T     |       |        |        |         |      | •    |      |    |
|                         |       |       |     | <u> </u> |                  |       |                   |      |       | SIZE     | -    |       |       |        |        | 59      | 962- | -97  | 522  |    |
| AMSC                    | N/A   |       |     | REV      | ISION            | LEVEL |                   |      |       | $\vdash$ | 4    | 6     | 726   | ŏ      |        |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       | SHE      | ET   | 1     | (     | OF     | 43     |         |      |      |      |    |
|                         |       |       |     |          |                  |       |                   |      |       |          |      |       |       |        |        |         |      |      |      |    |

DSCC FORM 2233 APR 97 <u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E229-97

9004708 0029726 106 📟

#### 询"5962P9752201QXC"供应商 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. 1.2 PIN. The PIN shall be as shown in the following example: 5962 97522 RHA Federal Device Device Case Lead stock class designator class outline finish type designator (see 1.2.1) (see 1.2.2) designator (See 1.2.4) (see 1.2.5) (see 1.2.3) v Drawing number 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device. 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows: Device type Generic number Circuit function Access time 01 4005E-4 5000 gate programmable array 4 ns 1.2.2 Device class designator. The device class designator shall be a single letter identifying the product assurance level as follows: Device class **Device requirements documentation** М Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535 1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows: Outline letter **Descriptive designator** <u>Terminals</u> Package style CMGA8-P156 156 1/ Х Pin grid array package Y see figure 1 164 Quad flat package Quad flat package Ζ see figure 1 164 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. 1/ 156 = actual number of pins used, not maximum listed in MIL-STD-1835 SIZE STANDARD 5962-97522 Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET COLUMBUS, OHIO 42316-5000 2 DSCC FORM 2234 **APR 97**

| 询吃 <u>给solgememmenxatin</u> 供应商  | 051/ data 170                                  | V do                         |                       |
|--|--|------------------------------|-----------------------|
| Supply voltage range to ground potential (V <sub>CC</sub> )<br>DC input voltage range  | -0.5 V dc to +7.0<br>-0.5 V dc to Vcc          | v ac<br>+0.5 V dc            |                       |
| Voltage applied to three-state output(V <sub>TS</sub> )<br>Lead temperature (soldering, 10 seconds)  | -0.5 V dc to $V_{CC}$<br>-0.5 V dc to $V_{CC}$ | +0.5 V dc                    |                       |
| Lead temperature (soldering, 10 seconds)   | +260°C<br>2.0 W                                |                              |                       |
| $\begin{array}{l} \text{Power dissipation (P_D)} \\ \text{Thermal resistance, junction-to-case}(\theta_{JC}): \\ \text{Case outline X} \end{array}$  | 2.0 W  |                              |                       |
| Case outline X   | See MIL-STD-18                                 | 35                           |                       |
| Case outlines Y and Z  | 20°C/W <u>3</u> /<br>+150°C <u>4</u> /         |                              |                       |
| Junction temperature (T <sub>J</sub> )Storage temperature range  | -65°C to +150°C                                |                              |                       |
| 1.4 Recommended operating conditions. 5/   |  |                              |                       |
| Case operating temperature Range(T <sub>C</sub> )  | -55°C to +125°C<br>+4.5 V dc minimu<br>0 V dc  | um to +5.5 V dc maximum      |                       |
| 1.5 Digital logic testing for device classes Q and V.  |  |                              |                       |
| Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) X  | X percent <u>6</u> /                           |                              |                       |
| 2. APPLICABLE DOCUMENTS  |  |                              |                       |
| 2.1 <u>Government specification, standards, and handbooks</u> . The this drawing to the extent specified herein. Unless otherwise specified the Department of Defense Index of Specifications and Standards.   | ified, the issues of                           | these documents are those    | e listed in the issue |
| SPECIFICATION  |  |                              |                       |
| MILITARY   |  |                              |                       |
| MIL-PRF-38535 - Integrated Circuits, Manufacturing, Ge   | neral Specification                            | n for.                       |                       |
| STANDARDS  |  |                              |                       |
| MILITARY   |  |                              |                       |
| MIL-STD-883 - Test Methods and Procedures for Microe<br>MIL-STD-973 - Configuration Management.<br>MIL-STD-1835 - Microcircuit Case Outlines.  | electronics.                                   |                              |                       |
| HANDBOOKS  |  |                              |                       |
| MILITARY   |  |                              |                       |
| MIL-HDBK-103 - List of Standard Microcircuit Drawings (<br>MIL-HDBK-780 - Standard Microcircuit Drawings.  | SMD's).  |                              |                       |
| (Unless otherwise indicated, copies of the specification, standa<br>Document Order Desk, 700 Robbins Avenue, Building 4D, Philad   |  |                              | andardization         |
| <ul> <li>2/ Stresses above the absolute maximum rating may cause permimaximum levels may degrade performance and affect reliability</li> <li>3/ When a thermal resistance for this case is specified in MIL-STE</li> <li>4/ Maximum junction temperature shall not be exceeded except for accordance with method 5004 of MIL-STD-883.</li> <li>5/ All voltage values in this drawing are with respect to V<sub>SS</sub>.</li> <li>6/ When a QML source exists, a value shall be provided.</li> </ul> | 0-1835 that value s                            | shall supersede the value in | dicated herein.       |
|  | SIZE   | 1                            | <u> </u>              |
|  | A  |                              | 5962-9752             |
| MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS   |  | REVISION LEVEL               | SHEET                 |

•

🔳 9004708 0029728 T89 🔜

Cherry Cherry Solution and the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard guide for the measurement of single event phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONIC INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsyvania Street, N.W., Washington D.C. 20006.)

(Non-government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outline</u>. The case outline shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Radiation exposure circuit</u> The radiation exposure circuit will be provided when RHA product becomes available.

3.2.4 Logic block diagram. The logic block diagram shall be as specified on figure 3.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br><b>A</b> |                       | 5962- <del>9</del> 7522 |
|---|------------------|-----------------------|-------------------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000 |                  | <b>REVISION LEVEL</b> | SHEET<br>4              |

DSCC FORM 2234 APR 97

🖬 9004708 0029729 915 📰

The solution of the compliance markers of the certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (prebum-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 5 of table IIA herein.
- b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- c. Interim and final electrical parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br><b>A</b> |                | 5962-97522 |
|---|------------------|----------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000 |                  | REVISION LEVEL | SHEET<br>5 |

DSCC FORM 2234 APR 97

📟 9004708 0029730 637 📟

| Test  | Symbol                 | Conditions<br>4.5 V ≤ Vcc ≤ 5.5 V  | Group A<br>subgroups | Device<br>types   | Lir  | nits  | Unit       |
|---|------------------------|--|----------------------|-------------------|------|-------|------------|
|   |                        | $\begin{array}{l} 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ \text{unless otherwise specified} \end{array}$ |                      |                   | Min  | Max   |            |
| High level output<br>voltage  | V <sub>OH</sub>        | $V_{CC} = 4.5 V, I_{OH} = -4.0 mA$   | 1,2,3                | All               | 2.4  |       | v          |
| Low level output<br>voltage <u>1</u> /                                    | V <sub>OL</sub>        | V <sub>CC</sub> = 5.5 V, I <sub>OL</sub> = 12 mA   | 1,2,3                | All               |      | 0.4   | V          |
| Dynamic power<br>consumption <u>2</u> / <u>3</u> /                        |                        | V <sub>CC</sub> = 5.5 V  | 1,2,3                | All               |      | 2/    | mW/<br>MHz |
| Quiescent LCA<br>supply current<br><u>4</u> /                             | lcco                   | V <sub>CC</sub> = V <sub>IN</sub> = 5.5 V  | 1,2,3                | All               |      | 50    | mA         |
| Input leakage<br>current  | ۱L                     | V <sub>IN</sub> = 0 V and 5.5 V,<br>V <sub>CC</sub> = 5.5 V  | 1,2,3                | Ali               | -10  | +10   | μA         |
| Output leakage<br>current   | l <sub>OL</sub>        | V <sub>IN</sub> = 0 V and 5.5 V,<br>V <sub>CC</sub> = 5.5 V with no load   | 1,2,3                | All               | -1.0 | +1.0  | mA         |
| Pad pull-up<br>current (when<br>selected)                                 | IRIN                   | V <sub>IN</sub> = 0 V  | 1,2,3                | All               | -0.2 | -0.25 | mA         |
| Horizontal long<br>line pull-up<br>current (when<br>selected)             | <sup>I</sup> RLL       | At logic low   | 1,2,3                | Ali               | 0.2  | 2.5   | mA         |
| Input capacitance   | с <sub>IN</sub>        | See 4.4.1e   | 4                    | Ail               |      | 16    | pF         |
| Output capacitance  | COUT                   | See 4.4.1e   | 4                    | All               |      | 16    | pF         |
| Functional test   | FT                     | See 4.4.1c   | 7,8A,8B              | All               |      |       |            |
| T <sub>pid</sub> + 14*T <sub>ilo</sub> + Int. +<br>T <sub>ops</sub> + rtd | <sup>t</sup> B1        |  | 9, 10, 11            | 01                |      | 75.7  | ns         |
| T <sub>pid</sub> + 14*T <sub>hho</sub> + Int.<br>+ T <sub>ops</sub> + rtd | <sup>t</sup> B2        |  |                      |                   |      | 89.7  |            |
| T <sub>pid</sub> + 14*T <sub>jho</sub> + Int.<br>+ T <sub>ops</sub> + rtd | <sup>t</sup> B3        |  |                      |                   |      | 103.7 |            |
| T <sub>pid</sub> + 14*Trio + Int. +<br>T <sub>ops</sub> + rtd             | <sup>t</sup> B4        |  |                      |                   |      | 127.5 |            |
| T <sub>cko</sub> + Int. + T <sub>ick</sub>                                | t <sub>B5</sub>        |  |                      |                   | 10.1 |       |            |
| T <sub>cko</sub> + Int. + T <sub>hhck</sub>                               | t <sub>B6</sub>        |  |                      |                   | 11.1 |       |            |
| T <sub>cko</sub> + Int. + T <sub>dick</sub>                               | t <sub>B7</sub>        |  |                      |                   | 9.1  |       | 1          |
| T <sub>cko</sub> + Int. + T <sub>ihck</sub>                               | t <sub>B8</sub>        |  |                      |                   | 12.2 |       |            |
| T <sub>cko</sub> + Int. + T <sub>ecck</sub>                               | t <sub>B9</sub>        |  |                      |                   | 10.1 |       |            |
| See footnotes at end o  | f table.               | ·  |                      |                   |      |       |            |
|   | STANDARD<br>CIRCUIT DR |  | SIZE<br><b>A</b>     |                   |      | 596   | 2-975:     |
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000               |                        |  |                      | <b>REVISION L</b> | EVEL | SHEET | 6          |

APR 97

🔳 9004708 0029731 573 🔳

| Test   | Symbol                           | Conditions<br>4.5 V ≤ Voo ≤ 5.5 V   | Group A<br>subgroups | Device<br>types                         | Li   | mits  | Uni   |
|--|----------------------------------|---|----------------------|---|------|-------|-------|
| · · · · · · · · · · · · · · · · · · ·  |                                  | $\begin{array}{l} 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ unless \ otherwise \ specified \end{array}$ |                      | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | Min  | Max   |       |
| Interconnect + t <sub>pid</sub> +<br>t <sub>ops</sub> + t <sub>opcy</sub> + t <sub>sum</sub><br>+ t <sub>BYP</sub> | <sup>t</sup> B10                 |   | 9,10,11              | 01                                      |      | 140.7 | ns    |
| Interconnect + t <sub>pid</sub> +<br>t <sub>ops</sub> + t <sub>ascy</sub> + t <sub>sum</sub><br>-t <sub>BYP</sub>  | <sup>t</sup> B11                 |   |                      |   |      | 173   |       |
| Interconnect + t <sub>pid</sub> +<br>t <sub>ops</sub> + t <sub>incy</sub> + t <sub>sum</sub>                       | <sup>t</sup> B12                 |   |                      |   |      | 80.1  |       |
| Interconnect + t <sub>pid</sub> +<br><sup>t</sup> ops <sup>+ t</sup> incy <sup>+ t</sup> BYP                       | <sup>t</sup> B13                 |   |                      |   |      | 57.5  |       |
| WIDE DECODER SW  | ITCHING CI                       | HARACTERISTICS  |                      |   |      | -     |       |
| Full length, both<br>pull-ups inputs<br>from IOB I-pins  | TWAF                             | See figures 4 and 5 as applicable. <u>5</u> /   | <u>3</u> /           | 01                                      |      | 9.5   | ns    |
| Full length, both<br>pull-ups inputs<br>from internal<br>logic   | TWAFL                            |   | <u>3</u> /           |   |      | 12.5  |       |
| Half length, one<br>pull-up inputs<br>from IOB I-pins  | TWAO                             |   | <u>3</u> /           |   |      | 10.5  |       |
| Half length, one<br>pull-up inputs<br>from internal<br>logic   | TWAOL                            |   | 3/                   |   |      | 12.5  |       |
| CLB SWITCHING CH   |                                  | STICS   |                      |   | 1    | I     |       |
| Combinatorial<br>delay F/G inputs<br>to X/Y outputs  | TILO                             | See figures 4 and 5, as applicable.   | <u>6</u> /           | 01                                      |      | 3.9   | ns    |
| Combinatorial<br>delay F/G inputs<br>via H' to X/Y<br>outputs  | т <sub>іно</sub>                 |   | <u>6</u> /           |   |      | 5.9   |       |
| Combinatorial<br>delay C inputs<br>via H' to X/Y<br>outputs  | тнно                             |   | <u>6</u> /           |   |      | 4.9   |       |
| CLB fast carry<br>logic operand<br>inputs (F1,F2,G1,<br>G4) to C <sub>OUT</sub>                                    | T <sub>OPCY</sub>                | See figures 4 and 5, as applicable  | Z/                   | 01                                      |      | 4.4   | ns    |
| See footnotes at end o   | f table.                         |   | SIZE                 |   |      |       |       |
| MICRO  | STANDARD<br>MICROCIRCUIT DRAWING | AWING   | A                    |   |      | 596   | 2-975 |
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000  |                                  | 1   | REVISION LEV         | /EL                                     | SHEE | г     |       |

DSCC FORM 2234 APR 97

🔳 9004708 0029732 40T 🔜

| Test   | Symbol                   | $4.5 V \le V_{CO} \le 5.5 V$   | Group A<br>subgroup |                                       |     | imits | Uni    |
|--|--------------------------|--|---------------------|---------------------------------------|-----|-------|--------|
|  |                          | $\begin{array}{l} 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ \text{unless otherwise specified} \end{array}$ |                     | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,  | Min | Max   | 1      |
| CLB SWITCHING CH   | IARACTERI                | STICS - Continued.   |                     |                                       |     |       |        |
| CLB fast carry<br>logic add/<br>subtract input<br>(F3) to C <sub>OUT</sub>                     | TASCY                    | See figures 4 and 5, as applicable   | <u>7</u> /          | 01                                    |     | 6.8   | ns     |
| CLB fast carry<br>logic<br>initialization<br>inputs (F1,F3)<br>to C <sub>OUT</sub>             | TINCY                    |  | Ţ/                  |                                       |     | 2.9   | ns     |
| CLB fast carry<br>logic C <sub>IN</sub> through<br>function<br>generators to X/Y<br>outputs    | T <sub>SUM</sub>         |  | <u>7</u> /          |                                       |     | 5.0   |        |
| CLB fast carry<br>logic C <sub>IN</sub> to C <sub>OUT</sub> ,<br>bypass function<br>generators | Т <sub>ВҮР</sub>         |  | <u>7</u> /          |                                       |     | 1.0   |        |
| Sequential delays<br>clock K to<br>outputs Q   | тско                     |  | <u>6</u> /          |                                       |     | 15.0  |        |
| Set-up time before<br>clock K,<br>F/G inputs   | TICK                     |  | <u>6</u> /          |                                       | 4.0 |       |        |
| Set-up time before<br>clock K,<br>F/G inputs via H'  | T <sub>IHCK</sub>        | -  | <u>6</u> /          |                                       | 6.1 |       |        |
| Set-up time before<br>clock K,<br>C inputs via H1  | тннск                    |  | <u>6</u> /          |                                       | 5.0 |       |        |
| Set-up time before<br>clock K,<br>C inputs via DIN   | TDICK                    | -  | <u>6</u> /          |                                       | 3.0 |       |        |
| Set-up time before<br>clock K,<br>C inputs via EC  | ТЕССК                    |  | <u>6</u> /          |                                       | 4.0 |       |        |
| Set-up time before<br>clock K,<br>C inputs via S/R,<br>going low<br>(inactive)                 | TRCK                     |  | <u>3</u> /          |                                       | 4.2 |       |        |
| See footnotes at end o   | of table.                |  |                     | • • • • • • • • • • • • • • • • • • • | -   |       | . •    |
|  | STANDARI<br>CIRCUIT DF   | AWING  | SIZE<br>A           |                                       |     | 596   | 2-975  |
|  | PPLY CENT<br>IUS, OHIO 4 | ER COLUMBUS<br>2316-5000   |                     | REVISION LEV                          | /EL | SHEET | г<br>8 |

9004708 0029733 346 🔳

......

| Test  | Symbol    | Conditions<br>4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V  | Group A<br>subgroups | Device<br>types | Lir  | nits | Ur   |
|---|-----------|--|----------------------|-----------------|------|------|------|
|   |           | $\begin{array}{l} 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ -55^{\circ}C \leq T_C \leq +125^{\circ}C \\ \text{unless otherwise specified} \end{array}$ |                      |                 | Min  | Max  |      |
| CLB SWITCHING C   | HARACTERI | STICS - Continued.   |                      | _               | -    | •    |      |
| Hold time after<br>clock K,<br>F/G inputs                                   | тскі      | See figures 4 and 5,<br>as applicable  | <u>6</u> /           | 01              | o    |      | ns   |
| Hold time after<br>clock K,<br>F/G inputs via H'                            | тскін     |  | <u>6</u> /           |                 | 0    |      |      |
| Hold time after<br>clock K,<br>C inputs via H1                              | тскнн     |  | <u>6</u> /           |                 | 0    |      |      |
| Hold time after<br>clock K,<br>C inputs via DIN                             | тскы      |  | <u>6</u> /           |                 | 0    |      |      |
| Hold time after<br>clock K,<br>C inputs via EC                              | Тскес     |  | <u>6</u> /           |                 | 0    |      |      |
| Hold time after<br>clock K,<br>C inputs via S/R,<br>going low<br>(inactive) | TCKR      |  | <u>3</u> /           |                 | 0    |      |      |
| Clock high time   | тсн       |  | <u>3</u> /           |                 | 4.5  |      |      |
| Clock low time  | TCL       |  | <u>3</u> /           | 1               | 4.5  |      | 1    |
| Set/Reset direct width (high)   | TRPW      |  | <u>3</u> /           |                 | 5.5  |      |      |
| Set/Reset direct<br>delay, from C<br>to Q                                   | TRIO      |  | <u>6</u> /           |                 |      | 6.5  |      |
| Master set/reset<br>width (high or<br>low)                                  | TMRW      |  | <u>3</u> /           |                 | 13   |      |      |
| Master set/reset<br>delay from<br>global set/reset<br>net to Q              | TMRQ      |  | <u>3</u> /           |                 |      | 23   |      |
| See footnotes at end  | of table. |  |                      |                 |      |      |      |
| STANDARD<br>MICROCIRCUIT DRAWING  |           |  | SIZE<br>A            |                 |      | 596  | 2-97 |
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000                 |           |  | REVISION             | EVEI            | SHEE | т    |      |

DSCC FORM 2234 APR 97

M 9004708 0029734 282 M

| Test  | Symbol  | Conditions<br>4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V  | Group A<br>subgroups | Device<br>types | Li  | mits | Uni     |
|---|---|--|----------------------|-----------------|-----|------|---------|
|   |   | $\begin{array}{l} 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ \text{unless otherwise specified} \end{array}$ |                      |                 | Min | Max  |         |
| CLB SWITCHING CH  |   | STICS (RAM OPTION)   |                      |                 |     |      |         |
| Read operation,<br>address read<br>cycle time<br>(16 X 2)   | TRC   | See figures 3 and 4, as applicable. <u>7</u> /   | <u>4</u> /           | 01              | 4.5 |      | ns      |
| Read operation,<br>address read<br>cycle time<br>(32 X 1)   | T <sub>RCT</sub>  |  | <u>4</u> /           |                 | 6.5 |      |         |
| Read operation<br>data valid after<br>address change<br>(no write enable)<br>(16 X 2)                     | Tilo  |  | <u>4</u> /           |                 |     | 3.9  |         |
| Read operation<br>data valid after<br>address change<br>(no write enable)<br>(32 X 1)                     | Тіно  |  | <u>4</u> /           |                 |     | 5.9  |         |
| Read during write,<br>clocking data<br>into flip flop<br>address setup<br>time before<br>clock K (16 X 2) | ТІСК  |  | <u>4</u> /           |                 | 4.0 |      |         |
| Read during write,<br>clocking data<br>into flip flop<br>address setup<br>time before<br>clock K (32 X 1) | т <sub>інск</sub>   |  | <u>4</u> /           |                 | 6.1 |      |         |
| Read during write,<br>data valid after<br>WE going active<br>(16 X 2)                                     | Two   |  | <u>4</u> /           |                 |     | 10   |         |
| Read during write,<br>(DIN stable<br>before WE)<br>(32 X 1)   | т <sub>wot</sub>  |  | <u>4</u> /           |                 |     | 12   |         |
| See footnotes at end o  | of table.   |  |                      |                 |     |      |         |
|   | STANDARD  |  | SIZE<br><b>A</b>     |                 |     | 596  | 2-975   |
|   | DEFENSE SUPPLY CENTER COLUMI<br>COLUMBUS, OHIO 42316-5000 |  |                      | REVISION LE     | VEL | SHEE | г<br>10 |

APR 97

🗰 9004708 0029735 ll9 🖿

| Test  | Symbol           | Conditions<br>4.5 V ≤ V <sub>CC</sub> ≤ 5.5 <sup>v</sup>   | Group        |     | Li    | mits | Uni   |
|---|------------------|--|--------------|-----|-------|------|-------|
| ····  |                  | $\begin{array}{l} 4.5 \ V \leq V_{CC} \leq 5.5 \\ -55^{\circ}C \leq T_C \leq +125^{\circ} \\ \text{unless otherwise spec} \end{array}$ | C<br>ified   |     | Min   | Max  |       |
| CLB SWITCHING CH  | IARACTERIS       | FICS (RAM OPTION) - Cor  | itinued.     |     |       |      |       |
| Read during write,<br>data valid after<br>DIN (16 X 2)  | T <sub>DO</sub>  | See figures 3 and 4, as applicable <u>7</u> /  | 4/           | 01  |       | 9    | ns    |
| Read during write,<br>(DIN change<br>during WE)<br>(32 X 1)   | T <sub>DOT</sub> |  | <u>4</u> /   |     |       | 11   |       |
| Read during write,<br>clocking data<br>into flip flop,<br>WE setup time<br>before clock K<br>(16 X 2)   | т <sub>wск</sub> |  | 4/           |     | 8     |      |       |
| Read during write,<br>clocking data<br>into flip flop,<br>WE setup time<br>before clock K<br>(32 X 1)   | тwскт            |  | <u>4</u> /   |     | 9.6   |      |       |
| Read during write,<br>clocking data<br>into flip flop,<br>data setup time<br>before clock K<br>(16 X 2) | T <sub>DCK</sub> |  | 4/           |     | 7.0   |      |       |
| Read during write,<br>clocking data<br>into flip flop,<br>data setup time<br>before clock K<br>(32 X 1) | Трскт            |  | 4/           |     | 8.0   |      |       |
| Write operation,<br>address write<br>cycle time<br>(16 X 2)   | Twc              |  | <u>4</u> /   |     | 8.0   |      |       |
| Write operation,<br>address write<br>cycle time<br>(32 X 1)   | тwст             |  | 4/           |     | 8.0   |      |       |
| See footnotes at end o  | of table.        |  |              |     |       |      |       |
|   | STANDARD         |  | SIZE<br>A    |     |       | 5962 | 2-975 |
| DEFENSE SUPPLY CENTER C<br>COLUMBUS, OHIO 42316   |                  |  | REVISION LEV | /EL | SHEET | 11   |       |

🛲 9004708 0029736 055 🖿

| Test  | Symbol  | Conditions<br>4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V  | Group A<br>subgroups | Device<br>types | Lii | mits  | Uni   |
|---|---|--|----------------------|-----------------|-----|-------|-------|
|   |   | $\begin{array}{l} 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ -55^{\circ}C \leq T_C \leq +125^{\circ}C \\ \text{unless otherwise specified} \end{array}$ |                      |                 | Min | Max   |       |
| CLB SWITCHING CH  |   | STICS (RAM OPTION) - Continue  | d.                   |                 |     |       |       |
| Write operation,<br>write enable<br>pulse width<br>(high) (16 X 2)              | T <sub>WP</sub> S   | See figure 3 and 4,<br>as applicable <u>7</u> /  | <u>4</u> /           | 01              | 4.0 |       | ns    |
| Write operation,<br>write enable<br>pulse width<br>(high) (32 X 1)              | TWPT  |  | <u>4</u> /           |                 | 4.0 |       |       |
| Write operation,<br>address setup<br>time before<br>beginning of WE<br>(16 X 2) | TAS   |  | <u>4</u> /           |                 | 2   |       |       |
| Write operation,<br>address setup<br>time before<br>beginning of WE<br>(32 X 1) | TAST  |  | <u>4</u> /           |                 | 2   |       |       |
| Write operation,<br>address hold time<br>after end of WE<br>(16 X 2)            | тан   |  | <u>4</u> /           |                 | 2   |       |       |
| Write operation,<br>address hold time<br>after end of WE<br>(32 X 1)            | T <sub>AHT</sub>  |  | <u>4</u> /           |                 | 2   |       |       |
| Write operation,<br>DIN setup time<br>before end of WE<br>(16 X 2)              | TDS   |  | <u>4</u> /           |                 | 4   |       |       |
| Write operation,<br>DIN setup time<br>before end of WE<br>(32 X 1)              | TDST  |  | <u>4</u> /           |                 | 5   |       |       |
| Write operation,<br>DIN hold time<br>after end of WE                            | TDHT  |  | <u>4</u> /           |                 | 2   |       |       |
| See footnotes at end o  | of table.   |  |                      |                 |     |       |       |
| STANDARD<br>MICROCIRCUIT DRAWING  |   | AWING  | SIZE<br>A            |                 |     | 5962  | 2-975 |
|   | DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000 |  | R                    | EVISION LE      | /EL | SHEET | 12    |

DSCC FORM 2234 APR 97

9004708 0029737 T91

| Test   | Symbol  | Conditions<br>4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V  | Group A<br>subgroups | Device<br>s types | Li   | mits  | Uni   |
|--|---|--|----------------------|-------------------|------|-------|-------|
|  |   | $\begin{array}{l} 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ \text{unless otherwise specified} \end{array}$ |                      |                   | Min  | Max   |       |
| IOB SWITCHING CHA  | RACTERISTI  | CS   |                      |                   | ,    |       |       |
| Input propagation<br>delay, pad to<br>11, 12   | T <sub>PID</sub>  | See figures 3 and 4<br>as applicable.<br><u>9/ 10</u> /  | <u>5</u> /           | 01                |      | 3     | ns    |
| Input propagation<br>delay, pad to<br>I1, I2, via<br>transparent latch<br>(fast)       | T <sub>PLI</sub>  |  | <u>4</u> /           |                   |      | 6.0   |       |
| Input propagation<br>delay, pad to<br>11, 12, via<br>transparent latch<br>(with delay) | T <sub>PDLI</sub>   |  | <u>4</u> /           |                   |      | 12    |       |
| Input propagation<br>delay, clock (IK)<br>to I1, I2,<br>(flip-flop)                    | T <sub>IKRI</sub>   |  | <u>4</u> /           |                   |      | 6.8   |       |
| Input propagation<br>delay, clock (IK)<br>to I1, I2,<br>(latch enable)                 | T <sub>IKLI</sub>   |  | <u>4</u> /           |                   |      | 7.3   |       |
| Setup time,<br>pad to clock<br>(IK), fast  | <sup>Т</sup> РІСК   | See figures 3 and 4<br>as applicable.<br><u>10/ 11/ 12</u> /   | <u>4</u> /           |                   | 4.0  |       |       |
| Setup time,<br>pad to clock<br>(IK), with delay  | <sup>T</sup> PICKD  |  | <u>4</u> /           |                   | 10.9 |       |       |
| Hold time,<br>pad to clock<br>(IK), fast   | <sup>т</sup> іКРІ   |  | <u>4</u> /           |                   | 0    |       |       |
| Hold time,<br>pad to clock<br>(IK), with delay   | <sup>T</sup> IKPID  |  | <u>4</u> /           |                   | 0    |       |       |
| Output propagation<br>delay clock (OK)<br>to pad, (fast)                               | TOKPOF  | See figures 3 and 4<br>as applicable.<br><u>9</u> / <u>10</u> /  | <u>4</u> /           |                   |      | 7.5   |       |
| Output propagation<br>delay clock (OK)<br>to pad, (slew<br>rate limited)               | TOKPOS  |  | <u>4</u> /           |                   |      | 11.5  |       |
| Output propagation<br>delay output (O)<br>to pad (fast)                                | TOPF  |  | <u>4</u> /           |                   |      | 8     |       |
| See footnotes at end o   | of table.   |  |                      |                   |      |       |       |
|  | STANDARD  |  | SIZE<br>A            |                   |      | 596   | 2-975 |
|  | DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000 |  |                      | REVISION LE       | VEL  | SHEET | 13    |

APR 97

M 9004708 0029738 928 M

| Test   | Symbol                               | Conditions<br>4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V  | Group A<br>subgroups | Device<br>types | Lii | nits  | Un    |
|--|--------------------------------------|--|----------------------|-----------------|-----|-------|-------|
|  |                                      | $\begin{array}{l} 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ -55^\circ C \leq T_C \leq +125^\circ C \\ \text{unless otherwise specified} \end{array}$ |                      |                 | Min | Max   |       |
| IOB SWITCHING CH   | ARACTERIST                           | TCS - continued  |                      |                 |     |       |       |
| Output propagation<br>delay output (O)<br>to pad (slew<br>rate limited)                  | TOPS                                 | See figures 3 and 4<br>as applicable.<br><u>9</u> / <u>10</u> /  | <u>5</u> /           | 01              |     | 12    | ns    |
| Output propagation<br>delay 3-state to<br>pad begin hi-Z<br>(fast)                       | T <sub>TSHZF</sub>                   |  | <u>8</u> /           |                 |     | 10.0  |       |
| Output propagation<br>delay 3-state to<br>pad active and<br>valid (fast)                 | TTSONF                               |  | <u>8</u> /           |                 |     | 10.0  |       |
| Output propagation<br>delay 3-state to<br>pad active and<br>valid (slew<br>rate limited) | TISONS                               |  | <u>8</u> /           |                 |     | 13.7  |       |
| Setup time,<br>output (O) to<br>clock (OK)   | тоок                                 |  | <u>4</u> /           |                 | 5.0 |       |       |
| Hold time,<br>output (O) to<br>clock (OK)  | токо                                 |  | <u>4</u> /           |                 | 0   |       |       |
| Clock high or low time   | T <sub>CH</sub> /<br>T <sub>CL</sub> |  | <u>4</u> /           |                 | 4.5 |       |       |
| Global set/reset<br>delay from GSR<br>net through Q to<br>I1, I2                         | T <sub>RRI</sub>                     |  | <u>4</u> /           |                 |     | 12    |       |
| Global set/reset<br>delay from GSR<br>net to pad   | T <sub>RPO</sub>                     |  | <u>4</u> /           |                 |     | 15    |       |
| Global set/reset<br>GSR width  | TMRW                                 |  | <u>4</u> /           |                 | 13  |       | 1     |
| See footnotes at end o   | of table.                            |  |                      |                 |     |       |       |
|  | STANDARD<br>CIRCUIT DR               |  | SIZE<br>A            |                 |     | 596   | 2-975 |
|  | BUS, OHIO 42                         | R COLUMBUS<br>2316-5000  | F                    | REVISION LEV    | VEL | SHEET | 14    |

**9004708 0029739 864** 

| <u> </u>  | XC"供成在            | LE I. Electrical P                     | erformar             | ce Chara | cteristics -     | conti    | nued.           |     |       | ·       |
|---|-------------------|--|----------------------|----------|------------------|----------|-----------------|-----|-------|---------|
| Test  | Symbol            | Cone                                   | ditions              |          | Group<br>subgrou | A        | Device<br>types | Lin | nits  | Unit    |
|   |                   | 4.5 V ≤ V<br>-55°C ≤ T<br>unless other | CC ≤ 0.0<br>C ≤ +125 | °C       | Subgrou          |          | ypes            | Min | Max   |         |
| GUARANTEED INPUT                                      |                   |  |                      |          | innuts)          |          |                 |     |       | L       |
| Global Clock to                                       | TICKOF            |  |                      | 1, 1     | inputoj          |          |                 |     | 14    |         |
| Output (fast) using<br>OFF                            | ICKOF             | OFF = Output F<br>IFF = Input Flip     |                      |          | <u>11</u> /      |          | 01              |     |       | ns      |
| Global Clock to<br>Output (slew-limited)<br>using OFF | т <sub>іско</sub> |  |                      |          |                  |          |                 |     | 18    |         |
| Input setup time,<br>using IFF (no delay)             | TPSUF             |  |                      |          |                  |          |                 | 2   |       |         |
| Input hold time,<br>using IFF (no delay)              | TPHF              |  |                      |          |                  |          |                 | 4.6 |       |         |
| Input setup time,<br>using IFF (with delay)           | T <sub>PSU</sub>  |  |                      |          |                  |          |                 | 8.5 |       |         |
| Input hold time,<br>using IFF (with delay)            | т <sub>РН</sub>   |  |                      |          |                  |          |                 | 0   |       |         |
| CLB EDGE TRIGGER                                      | ED (Synchror      | ious) RAM SWIT                         | CHING C              | HARACT   | ERISTIC          | SGUI     | DELINES         |     |       |         |
| Address write cycle<br>time (clock K period)          | TWCS              |  |                      | 16x2     | <u>4/ 13</u>     |          | 01              | 15  |       | ns      |
|   | TWCTS             |  |                      | 32X1     |                  | <i>"</i> | 01              | 15  |       |         |
| Clock K pulse width<br>(active edge)                  | TWPS              |  |                      | 16X2     |                  |          |                 | 7.5 |       |         |
| (douve edge)  |                   |  |                      |          |                  |          |                 |     | 1     | ms      |
|   | TWPTS             |  | 1                    | 32X1     |                  |          |                 | 7.5 |       | ns      |
|   |                   | See figure 5                           | Size<br>of           |          |                  |          |                 |     | 1     | ms      |
| Address setup time<br>before clock K                  | TASS              |  | RAM                  | 16X2     |                  |          |                 | 2.8 |       | ns      |
|   | TASTS             |  |                      | 32X1     |                  |          |                 | 2.8 |       | 4       |
| Address hold time<br>after clock K                    | TAHS              |  |                      | 16X2     |                  |          |                 | 0   |       |         |
|   | TAHTS             |  |                      | 32X1     |                  |          |                 | 0   |       | -       |
| DIN setup time<br>before clock K                      | TDSS              | 4                                      |                      | 16X2     |                  |          |                 | 3.5 |       | 4       |
|   | TDSTS             |  |                      | 32X1     |                  |          |                 | 2.5 |       | -       |
| DIN hold time<br>after clock K                        | TDHS              |  |                      | 16X2     |                  |          |                 | 0   | ļ     | 4       |
|   | <sup>т</sup> онтs |  |                      | 32X1     |                  |          |                 | 0   |       |         |
| See footnotes at end o                                | f table.          |  |                      |          |                  |          |                 |     |       |         |
|   | STANDARD          |  |                      |          | ze<br><b>A</b>   |          |                 |     | 5962  | 2-97522 |
| DEFENSE SUP   |                   | R COLUMBUS                             |                      |          |                  | REV      | ISION LEV       | /EL | SHEET | 15      |

DSCC FORM 2234 APR 97

9004708 0029740 586 📟

| <u>询"5962-97522010</u>                          | XC"供应A  | E I. Electrical F                      | Performar            | nce Chara    | cteristics - cor        | tinued.         |           |       | T      |
|---|---|--|----------------------|--------------|-------------------------|-----------------|-----------|-------|--------|
| Test  | Symbol  |  | ditions<br>′cc ≼ 5.5 | v            | Group A subgroups       | Device<br>types | Lin       | nits  | Unit   |
|   |   | 4.5 V ≤ V<br>-55°C ≤ T<br>unless other | C ≤ +125<br>wise spe | °C<br>cified | 3                       |                 | Min       | Max   |        |
| CLB EDGE TRIGGER                                | ED (Synchron  |  | •                    |              | ERISTICS GL             | JIDELINES       | -Continue | d     | I      |
| WE setup time                                   | TWSS  |  |                      | 16X2         | <u>12</u> / <u>13</u> / | 01              | 2.2       |       | ns     |
| before clock K                                  | Twsts   | See figure 5                           |                      | 32X1         |                         |                 | 2.2       |       |        |
| WE hold time                                    | TWHS  |  | !<br>Size            | 16X2         |                         |                 | 0         |       | 1      |
| after clock K                                   | TWHTS   |  | of<br>RAM            | 32X1         |                         |                 | 0         |       | 1      |
| Data valid after                                | Twos  |  | !!                   | 16X2         |                         |                 |           | 10.3  | 1      |
| clock K   | T <sub>WOTS</sub>                                   |  |                      | 32X1         |                         |                 |           | 11.6  |        |
| CLB EDGE TRIGGER                                | ED (Synchron  | ious) DUAL-POR                         | RT RAM S             | WITCHI       | IG CHARACT              | ERISTICS        | GUIDELIN  | ES    |        |
| Address write<br>cycle time<br>(clock K period) | TWCDS   |  |                      | 16X1         | <u>12</u> / <u>13</u> / | 01              | 15.0      |       | ns     |
| Clock K pulse width                             |   |  | Ι.                   | 16X1         | -                       |                 | 7.5       |       | ]      |
| (active edge)                                   |   |  | !<br>Size            |              |                         |                 |           | 1     | ms     |
| Address setup time<br>before clock K            | TASDS   | See figure 6                           | of<br>RAM<br>I       | 16X1         |                         |                 | 2.8       |       | ns     |
| Address hold time<br>after clock K              | TAHDS   |  |                      | 16X1         |                         |                 | 0         |       |        |
| DIN setup time<br>before clock K                | TDSDS   |  |                      | 16X1         |                         |                 | 2.2       |       |        |
| Din hold time after<br>clock K                  | TDHDS   |  |                      | 16X1         |                         |                 | 0         |       | -      |
| WE setup time<br>before clock K                 | TWSDS   |  |                      | 16X1         |                         |                 | 2.2       |       |        |
| WE hold time after<br>clock K                   | TWHDS   |  |                      | 16X1         |                         |                 | 0.3       |       |        |
| Data valid after<br>clock K                     | TWODS   |  |                      | 16X1         |                         |                 |           | 10.0  |        |
| 2/ With no output configured with               | current loads,<br>a MakeBits "t<br>are specified fr | om the decoder i                       | r long line          | e pull-resi  |                         |                 |           |       |        |
| MICRO   | STANDARD  |  |                      | 1            | ZE<br><b>A</b>          |                 |           | 5962  | 2-9752 |
|   | PPLY CENTE<br>BUS, OHIO 42                          | R COLUMBUS<br>316-5000                 |                      |              | RE                      | VISION LE       | VEL       | SHEET | 16     |

**##** 9004708 0029741 412 **##** 


| f询"5962 | -9752201QXC"住 | E I. Electrical Performance Characteristic | s-continued. |
|---------|---------------|--|--------------|
|---------|---------------|--|--------------|

- 4/ Parameter is not tested but is guaranteed by characterization data which is taken at initial device introduction and prior to the introduction of significant changes.
- 5/ Parameter is not directly tested. Devices are first 100 percent functionality tested. Benchmark patterns (t<sub>B1</sub> t<sub>B13</sub>) are then used to determine the compliance of this parameter. Characterization data is taken at initial device introduction and prior to the introduction of significant changes.
- $\underline{6}$ / Benchmark patterns (t<sub>B1</sub> t<sub>B13</sub>) are used to determine compliance to this parameter.
- 7/ Timing for the 16 X 1 RAM option is identical to 16 X 2 RAM timing.
- 8/ Values indicated are guaranteed by characterization data if application note, provided by manufacturer, is followed. If application note is not followed, indicated values are typical only.
- 9/ Timing is measured at pin threshold, with 50 pF external capacitive loads including test fixture. Slew rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. A maximum total external capacitive load for simultaneous fast mode switching in the same direction is 200 pF per power/ground pin pair. For slew rate limited outputs this total is two times larger. Exceeding this maximum capacitive load can result in ground bounce of greater than 1.5 V amplitude, less than 5 ns duration, which might cause problems when the LCA drives clocks and other asynchronous signals.
- 10/ Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up or pull-down resistor or alternatively configured as a driven output or be driven fron an external source.
- 11/ Input pad setup times and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but do not subtract below zero. "Negative" hold time means that the delay in the input data is adequate for the external system hold time to be zero, provided the input clock uses the global signal distribution from pad to IK.
- 12/ Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Some internal timing parameters are derived from benchmark timing patterns.
- 13/ Timing for the 16X1 RAM option is identical to 16X2 RAM timing. Applicable Read timing specifications are identical to Level-Sensitive Read timing.


| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br>A |                | 5962-97522  |
|---|-----------|----------------|-------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000 |           | REVISION LEVEL | SHEET<br>17 |

DSCC FORM 2234 APR 97

9004708 0029742 359 🖿



9004708 0029743 295 📟



Case Y and Z - Continued

| Inches | mm   | Inches | mm    |
|--------|------|--------|-------|
| .001   | 0.02 | .035   | 0.89  |
| .002   | 0.05 | .040   | 1.02  |
| .005   | 0.13 | .043   | 1.09  |
| .006   | 0.15 | .086   | 2.18  |
| .007   | 0.18 | .115   | 2.92  |
| .008   | 0.20 | .695   | 17.65 |
| .010   | 0.25 | .800   | 20.32 |
| .0175  | 0.44 | .845   | 21.46 |
| .020   | 0.51 | 1.130  | 28.70 |
| .021   | 0.53 | 1.290  | 32.77 |
| .025   | 0.64 | 1.500  | 38.10 |
| .030   | 0.76 | 2.300  | 58.42 |
|        |      | 2.500  | 63.50 |

### NOTES:

The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline - Continued.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br>A |                | 5962- <del>9</del> 7522 |
|---|-----------|----------------|-------------------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000 |           | REVISION LEVEL | SHEET<br>20             |

DSCC FORM 2234 APR 97

🔲 9004708 0029745 068 📟

Case outline X

| Device<br>type  | Ali   | Devic<br>typ   |   | All   | Device<br>type  |  | All                             |
|---|---|--|---|---|---|--|---------------------------------|
| Terminal<br>number  | Terminal<br>symbol  | Termir<br>numb   |   | Terminal<br>symbol  | Terminal<br>number  |  | Terminal<br>symbol              |
| A1<br>A2<br>A3<br>A4<br>A5<br>A6<br>A7<br>A8<br>A9<br>A10<br>A11<br>A12<br>A13<br>A14<br>A15<br>A16<br>B1<br>B2<br>B3<br>B4<br>B5<br>B6<br>B7<br>B8<br>B9<br>B10<br>B11<br>B12<br>B13<br>B14<br>B15<br>B16<br>C = NO CO | I/O (A17)<br>I/O (TCK)<br>NC<br>I/O (TMS)<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O | C1<br>C2<br>C3<br>C4<br>C5<br>C6<br>C7<br>C8<br>C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>C15<br>C16<br>D1<br>D2<br>D3<br>D14<br>D15<br>D16<br>E1<br>E2<br>E3<br>E14<br>E15<br>E16<br>F1<br>F2<br>F3<br>F14 | \$\vee\$\vee\$\vee\$\vee\$\vee\$\vee\$\vee\$\ve | D<br>D<br>D<br>C<br>(LDC)<br>(A12)<br>(A10)<br>(A11)<br>D | F15<br>F16<br>G1<br>G2<br>G3<br>G14<br>G15<br>G16<br>H1<br>H2<br>H3<br>H14<br>H15<br>H16<br>J1<br>J2<br>J3<br>J14<br>J15<br>J16 | 1/0<br>1/0<br>1/0<br>1/0<br>1/0<br>1/0<br>1/0<br>1/0<br>1/0<br>1/0 | A8)<br>ERR, ⊤NTT)<br>A6)<br>A7) |
|   | STANDARD  |  |   | SIZE<br>A   |   |  | 5962-97522                      |
|   | MICROCIRCUIT DRAV   |  |   |   |   |  | SHEET                           |

🛲 9004708 0029746 TT4 🎟

Case outline X

| Device<br>type   | All  | Device<br>type   | All   | Device<br>type                 | All  |
|--|--|--|---|--------------------------------|--|
| Terminal<br>number   | Terminal<br>symbol   | Terminal<br>number   | Terminal<br>symbol  | Terminal<br>number             |  |
| K1<br>K2<br>K14<br>K15<br>K16<br>L1<br>L2<br>L3<br>L14<br>L15<br>L16<br>M1<br>M15<br>M14<br>N16<br>N14<br>N16<br>N14<br>N16<br>P1<br>P2<br>P3<br>P4<br>P5<br>P6<br>P7<br>P8<br>P9<br>P10 | I/O<br>I/O (A5)<br>I/O (A4)<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>GND<br>GND<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O | P11<br>P12<br>P13<br>P14<br>P15<br>P16<br>R1<br>R2<br>R3<br>R4<br>R5<br>R6<br>R7<br>R8<br>R9<br>R10<br>R11<br>R12<br>R13<br>R14<br>R15<br>R16<br>T1<br>T2<br>T3<br>T4<br>T5<br>T6<br>T7<br>T8<br>T9<br>T10<br>T11<br>T12 | GND<br>I/O<br>V_CC<br>GND<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O | ))<br>T13<br>T14<br>T15<br>T16 | I/O<br>I/O (D6)<br>PGCK3 (I/O)<br>I/O (D7) |
| C = NO CC  |  | JRE 2. <u>Termina</u>  | <u>al connections</u> - Contir  | nued.                          |  |
|  | STANDARD<br>MICROCIRCUIT DRAWING   |  | SIZE<br>A   |                                | 5962-9752                                  |
| UE   | FENSE SUPPLY CENTER COLU<br>COLUMBUS, OHIO 42316-500   |  |   | <b>REVISION LEVEL</b>          | SHEET                                      |

🔳 9004708 0029747 930 📕


| Device<br>type  | All   | Device<br>type   | All  |          | Device<br>type   | Ali  |
|---|---|--|--|----------|--|--|
| Terminal<br>number  | Terminal<br>symbol  | Terminal<br>number   | Terminal<br>symbol   |          | Terminal<br>number   | Terminal<br>symbol   |
| 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12<br>13<br>14<br>15<br>16<br>17<br>18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>27<br>28<br>NC = NO CO | GND<br>PGCK1 (A16, I/O)<br>I/O (A17)<br>I/O<br>I/O (TDI)<br>I/O (TDI)<br>I/O (TCK)<br>NC<br>GND<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O | 29<br>30<br>31<br>32<br>33<br>34<br>35<br>36<br>37<br>38<br>39<br>40<br>41<br>42<br>43<br>44<br>45<br>46<br>47<br>48<br>49<br>50<br>51<br>52<br>53<br>54<br>55<br>56 | I/O<br>GND<br>NC<br>I/O<br>I/O<br>I/O<br>I/O<br>SGCK2 (I/O)<br>M1<br>GND<br>M0<br>V <sub>CC</sub><br>M2<br>PGCK2 (I/O)<br>I/O<br>I/O (HDC)<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O |          | 57<br>58<br>59<br>60<br>61<br>62<br>63<br>64<br>65<br>66<br>67<br>68<br>69<br>70<br>71<br>72<br>73<br>74<br>75<br>76<br>77<br>78<br>79<br>80<br>81<br>82<br>83<br>84 | I/O<br>I/O<br>I/O<br>I/O (ERR, TNTT)<br>V <sub>CC</sub><br>GND<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O<br>I/O |
|   | STANDARD  |  | ninal connections - Co<br>SIZE<br>A  | ntinued. |  | 5962-975   |
|   |   | MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000  |  |          |  |  |

9004708 0029748 877 📖

| Case outline Y and Z - Cont | inued. |
|-----------------------------|--------|
|-----------------------------|--------|


| Device<br>type   | All  | Device<br>type  | All   | Device<br>type  | All .   |
|--|--|---|---|---|---|
| Terminal<br>number   | Terminal<br>symbol   | Terminal<br>number  | Terminal<br>symbol  | Terminal<br>number  | Terminal<br>symbol  |
| 85<br>86<br>87<br>88<br>89<br>90<br>91<br>92<br>93<br>94<br>95<br>96<br>97<br>98<br>99<br>100<br>101<br>102<br>103<br>104<br>105<br>106<br>107<br>108<br>109<br>110<br>111 | I/O (D7)         PGCK3 (I/O)         I/O         NC         I/O (D6)         I/O         NC         SRD         I/O (D5)         I/O (D5)         I/O (D5)         I/O (D4)         I/O (D4)         I/O (D3)         I/O (D2)         I/O (D2)         I/O ND | 112         113         114         115         116         117         118         119         120         121         122         123         124         125         126         127         128         129         130         131         132         133         134         135         136         137         138 | I/O<br>GND<br>NC<br>I/O (D1)<br>I/O (RCLK-BUSY/RDY)<br>I/O<br>NC<br>I/O (D0, DIN)<br>SGCK4 (DOUT,I/O)<br>CCLK<br>VCC<br>TDO<br>GND<br>I/O (A0, WS)<br>PGCK4, (A1, I/O)<br>I/O<br>NC<br>I/O (CS1, A2)<br>I/O (A3)<br>NC<br>NC<br>I/O<br>I/O (CS1, A2)<br>I/O (A3)<br>NC<br>NC<br>I/O<br>I/O (A4) | 139         140         141         142         143         144         145         146         147         148         149         150         151         152         153         154         155         156         157         158         159         160         161         162         163         164 | I/O (A5)<br>I/O<br>I/O (A6)<br>I/O (A7)<br>GND<br>VCC<br>I/O (A8)<br>I/O (A9)<br>I/O<br>I/O (A10)<br>I/O (A10)<br>I/O (A11)<br>I/O<br>GND<br>NC<br>NC<br>I/O (A12)<br>I/O (A12)<br>I/O (A13)<br>NC<br>I/O (A13)<br>NC<br>I/O (A14)<br>SGCK1 (A15, I/O)<br>VCC |
|  |  | FIGURE 2.   | Terminal connections - Contin   | ued.  |   |
|  | STANDAR  | )   | SIZE<br>A   |   | 5962-97522  |

9004708 0029749 703 🔳



**9004708 0029750 425** 

Simplified block diagram of CLB



# CONFIGURABLE LOGIC BLOCK (CLB) 查询"5962-9752201QXC"供应商 COUT CINDOWN DIN CARRY LOGIC G CARRY G4 G3 G G2 G1 COUTO н1н CARRY DIN F4 F 3 F2 F 1 ÉС s/R Cout C INUP FIGURE 3. Logic block diagrams - Continued. SIZE STANDARD 5962-97522 Α **MICROCIRCUIT DRAWING** DEFENSE SUPPLY CENTER COLUMBUS **REVISION LEVEL** SHEET COLUMBUS, OHIO 42316-5000


900470800297522T8 🛲


27

Powered by ICminer.com Electronic-Library Service CopyRight 2003

DSCC FORM 2234 APR 97


Detail of dedicated carry logic







**9004708 0029754 070** 

16 X 1 edge-triggered dual-port RAM






BOUNDARY SCAN LOGIC




9004708 0029757 88T




Powered by ICminer.com Electronic-Library Service CopyRight 2003


## 查询"5962-9752201QX<sup>20</sup>) 開空商BLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS




🔲 9004708 0029759 652 🔜



Powered by ICminer.com Electronic-Library Service CopyRight 2003








9004708 0029762 147 🛲





📟 9004708 0029763 083 📟

A B, C, D, and E inspection (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

a. Tests shall be as specified in table IIA herein.

b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.

- c. For device class M, subgroups 7, 8A, and 8B tests shall include verifying the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 3 devices with no failures, and all input terminals tested.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition B. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- b.  $T_A = +125^{\circ}C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000 | SIZE<br><b>A</b> |                | 5962-97522         |
|---|------------------|----------------|--------------------|
|   |                  | REVISION LEVEL | SHEET<br><b>39</b> |

DSCC FORM 2234 APR 97

📰 9004708 0029764 TIT 📟

# 询"5962-9752201QXC"供应商LE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

| Line<br>no. | Test requirements                                       | Subgroups<br>(in accordance with<br>MIL-STD-883,<br>TM 5005, table I) |                                       | roups<br>lance with<br>535, table III) |
|-------------|---|---|---------------------------------------|--|
|             |   | Device<br>class M   | Device<br>class Q                     | Device<br>class V                      |
| 1           | Interim electrical<br>parameters (see 4.2)              |   | 1, 7, 9                               | 1, 7, 9                                |
| 2           | Static burn-in<br>(method 1015)                         | Required  | Required                              | Required                               |
| 3           | Same as line 1  |   |                                       | 1* <b>Δ</b>                            |
| 4           | Dynamic burn-in<br>(method 1015)                        | Not<br>Required   | Not<br>Required                       | Not<br>Required                        |
| 5           | Final electrical<br>parameters (see 4.2)                | 1*, 2, 3,7*,<br>8A,8B,9,10,11   | 1*, 2, 3, 7*, 8A,<br>8B, 9, 10, 11    | 1*, 2, 3, 7*, 8A,<br>8B, 9, 10, 11     |
| 6           | Group A test<br>requirements<br>(see 4.4)               | 1, 2, 3, 4**, 7,<br>8A, 8B, 9, 10, 11                                 | 1, 2, 3, 4**, 7,<br>8A, 8B, 9, 10, 11 | 1, 2, 3, 4**, 7,<br>8A, 8B, 9, 10, 11  |
| 7           | Group C end-point<br>electrical<br>parameters (see 4.4) | 2, 3, 7,<br>8A, 8B  | 1, 2, 3, 7,<br>8A, 8B                 | 1, 2, 3, 7, 8A,<br>8B, 9, 10, 11 Δ     |
| 8           | Group D end-point<br>electrical<br>parameters (see 4.4) | 2, 3, 8A, 8B  | 2, 3, 8A, 8B                          | 2, 3, 8A, 8B                           |
| 9           | Group E end-point<br>electrical<br>parameters (see 4.4) | 1, 7, 9   | 1, 7, 9                               | 1, 7, 9                                |

 $\underline{1}$ / Blank spaces indicate tests are not applicable.  $\underline{2}$ / Any or all subgroups may be combined when using high-speed testers.

3/ Subgroups 7 and 8 functional tests shall verify the functionality of the device.

4/ \* indicates PDA applies to subgroup 1 and 7. 5/ \*\* see 4.4.1e.

 $\overline{6}$  /  $\Delta$  indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<u>7</u>/ See 4.4.1d.

| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000 | SIZE<br><b>A</b> |                | 5962- <del>9</del> 7522 |
|---|------------------|----------------|-------------------------|
|   |                  | REVISION LEVEL | SHEET<br><b>40</b>      |

DSCC FORM 2234 APR 97

9004708 0029765 956 📟

简件**与<u>Group Einspection</u>Co供加下商</mark>spection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).** 

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

| IADLE IID. Della         | <u>a infilits al +20 C</u> .              |
|--------------------------|---|
| Parameter <u>1</u> /     | Device types                              |
|                          | All                                       |
| I <sub>CCO</sub> standby | ±1 mA of specified limit in table I.      |
| l <sub>l</sub> Γ         | ±1 $\mu$ A of specified limit in table I. |

TABLE IIB Dolto limite at ±25°C

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

4.5 <u>Delta measurements for device classes Q and V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

4.6 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.

### 5. PACKAGING

5.1 <u>Packaging requirements</u> The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-PRF-38535 for device classes Q and V.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000 | SIZE<br><b>A</b> |                | 5962- <del>9</del> 7522 |
|---|------------------|----------------|-------------------------|
|   |                  | REVISION LEVEL | SHEET<br><b>41</b>      |

DSCC FORM 2234 APR 97

9004708 0029766 892 🖿

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

| V <sub>CC</sub>  |  |  |  |  |  |
|--|--|--|--|--|--|
| CCLK   |  |  |  |  |  |
| DONE   |  |  |  |  |  |
| PROGRAM       PROGRAM         RCLK       READ CLOCK         M0       MODE 0         M1       MODE 1         M2       MODE 2         TDO       TEST DATA OUTPUT         TDI       TEST DATA IN         TCK       TEST CLOCK         TMS       TEST CLOCK         TMS       TEST MODE SELECT         HDC       HIGH DURING CONFIGURATION         LDC       LOW DURING CONFIGURATION         INIT       NIT         PGCK1-PGCK4       PRIMARY GLOBAL INPUTS         RDY/BUSY       During peripheral parallel mode configuration, this pin indicates when the chill ready for another byte of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compresented by the of data to be written into it. After configuration is compre   |  |  |  |  |  |
| RCLK   |  |  |  |  |  |
| M0   |  |  |  |  |  |
| M1   |  |  |  |  |  |
| M2   |  |  |  |  |  |
| TDO  |  |  |  |  |  |
| TDI       TEST DATA IN         TCK   |  |  |  |  |  |
| TCK       TEST CLOCK         TMS       TEST MODE SELECT         HDC       HIGH DURING CONFIGURATION         LDC       LOW DURING CONFIGURATION         INIT       INIT         PGCK1-PGCK4       PRIMARY GLOBAL INPUTS         RDY/BUSY       During peripheral parallel mode configuration, this pin indicates when the child ready for another byte of data to be written into it. After configuration is compared to the second secon |  |  |  |  |  |
| TMS       TEST MODE SELECT         HDC   |  |  |  |  |  |
| HDC  |  |  |  |  |  |
| LDC LOW DURING CONFIGURATION<br>INIT INIT<br>PGCK1-PGCK4 PRIMARY GLOBAL INPUTS<br>RDY/BUSY During peripheral parallel mode configuration, this pin indicates when the chill<br>ready for another byte of data to be written into it. After configuration is comp   |  |  |  |  |  |
| INIT INIT<br>PGCK1-PGCK4 PRIMARY GLOBAL INPUTS<br>RDY/BUSY During peripheral parallel mode configuration, this pin indicates when the chi<br>ready for another byte of data to be written into it. After configuration is comp   |  |  |  |  |  |
| PRIMARY GLOBAL INPUTS<br>RDY/BUSY During peripheral parallel mode configuration, this pin indicates when the chi<br>ready for another byte of data to be written into it. After configuration is comp  |  |  |  |  |  |
| RDY/BUSY During peripheral parallel mode configuration, this pin indicates when the chi<br>ready for another byte of data to be written into it. After configuration is comp   |  |  |  |  |  |
| ready for another byte of data to be written into it. After configuration is comp  |  |  |  |  |  |
|  |  |  |  |  |  |
| this bid becomes a liser broarammed lit i bid  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| CS1 CHIP SELECT, WRITE   |  |  |  |  |  |
| WS WRITE STROBE  |  |  |  |  |  |
| RS READ STROBE   |  |  |  |  |  |
| A0-A17 ADDRESS   |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| DOUT          DATA OUTPUT           I/O          INPUT/OUTPUT  |  |  |  |  |  |
| requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.  |  |  |  |  |  |
|  |  |  |  |  |  |
| STANDARD SIZE A 5962-97  |  |  |  |  |  |
| STANDARD A 5962-97<br>MICROCIRCUIT DRAWING S SUPPLY CENTER COLUMBUS  |  |  |  |  |  |
| STANDARD A 5962-97   |  |  |  |  |  |

APR 97

9004708 0029767 729 🔳

| 39 <del>0/2×917512</del> 201QXC | Waveform<br>symbol | Input                                 | Output                        |
|---------------------------------|--------------------|---------------------------------------|-------------------------------|
|                                 |                    | MUST BE<br>VALID                      | WILL BE<br>VALID              |
|                                 |                    | CHANGE FROM<br>H TO L                 | WILL CHANGE<br>FROM<br>H TO L |
|                                 |                    | CHANGE FROM<br>L TO H                 | WILL CHANGE<br>FROM<br>L TO H |
|                                 |                    | DON'T CARE<br>ANY CHANGE<br>PERMITTED | CHANGING<br>STATE<br>UNKNOWN  |
|                                 |                    |                                       | HIGH<br>IMPEDANCE             |

### 6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

| Test   | Symbol           | Conditions<br>-55°C < To < +125°C  | Group A<br>subgroups | Device<br>type | Lin | nits | Unit |
|--|------------------|--|----------------------|----------------|-----|------|------|
|  |                  | $-55^{\circ}C \le T_C \le +125^{\circ}C$<br>4.5 V $\le V_{CC} \le 5.5$ V<br>unless otherwise specified | gp-                  | -76-           | Min | Max  |      |
| TBUF driving a horizontal<br>Longline (L.L.) I to<br>L.L. while T is low<br>(buffer active)  | T <sub>IO1</sub> | See note.  | N/A                  | Ali            |     | 5.0  | ns   |
| TBUF driving a horizontal<br>Longline (L.L.) I going<br>Iow to L.L. going from<br>resistive pull up high to<br>active Iow, (TBUF<br>configured as open drain | т <sub>іО2</sub> |  |                      |                |     | 6.0  |      |
| T going low to L.L. active and valid   | T <sub>ON</sub>  |  |                      |                |     | 7.0  |      |
| T to L.L. inactive   | TOFF             |  |                      |                |     | 1.8  |      |
| T going high to L.L.<br>(inactive) with single<br>pull-up resistor   | TPUS             |  |                      |                |     | 23   |      |
| T going high to L.L.<br>(inactive) with pair of<br>pull-up resistor  | TPUF             |  |                      |                |     | 10   |      |

### **BUFFER SWITCHING CHARACTERISTICS**

NOTE: These values are typical. They are not tested, characterized, or guaranteed but are derived from benchmark timing patterns.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br><b>A</b> |                | 5962-97522  |
|---|------------------|----------------|-------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 42316-5000 |                  | REVISION LEVEL | SHEET<br>43 |

DSCC FORM 2234 APR 97

9004708 0029768 665 🛤

### STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

### 查询"5962-9752201QXC"供应商

DATE: 97 - 06 - 27

Approved sources of supply for SMD 5962-97522 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

| Standard<br>microcircuitdrawing<br>PIN <u>1</u> / | Vendor<br>CAGE<br>number | Vendor<br>similar<br>PIN <u>2</u> / |
|---|--------------------------|-------------------------------------|
| 5962-9752201QXC                                   | 68994                    | XC4005E-4PG156B                     |
| 5962-9752201QYC                                   | 68994                    | XC4005E-4B164B                      |
| 5962-9752201QZC                                   | 68994                    | XC4005E-4B164B                      |

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>

68994

Vendor name and address

Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

🔳 9004708 0029769 5TL 🖿