查询"596	2-97	6260 <sup>-</sup>	1Q3/	\"供[	立商			F	REVISIO	ONS										
LTR					۵	DESCR	IPTION	I					DA	TE (YF	-MO-D	A)		APPR	OVED	
								<u>,                                     </u>											OVED	
			l	. <u></u>			1	I		1	1					[]				[
REV																				
REV																				
SHEET	15	16	17	18													 			
REV STATUS				REV	 /	1														
OF SHEETS				SHE			1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				· · ·	EPARI	ED BY loseph	A. Kert	<u>.</u>	<u> </u>		L	<b>L</b>	SE SI	UPPL	Y CE	NTER	COL	UMBI	1,	<u> </u>
STAN MICRO DRA	CIR	CUIT		CHE	CKED Ch	BY arles F	. Saffle	, Jr.					COL	UMBI	JS, O	HIO 4	43216	5		
THIS DRAWIN FOR US DEPAI	SE BY RTMEN	ALL NTS		APF	ROVE M	D BY onica L	Poelk	ing			TAL E REE-S	BUS T	RÁNS E OUT		ER A	W VO ND RI _ CON	EGIS	TER V		rs,
AND AGEN DEPARTMEN				DRA	WING	APPR( 97-1	OVAL [ 2-04	DATE		MO	NOLI	THIC	SILIC	ON						
AM	SC N/A	N		REV	ISION	LEVEL					IZE		GE CO				5 <del>9</del> 62-	0760	06	
											A		6726	8		J	-302	5104	.0	
										SHE			1	OF	18					

DSCC FORM 2233 APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.


5962-E100-98

🔳 9004708 0033749 168 📟

\_\_\_\_

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

A		5962-97626
	REVISION LEVEL	SHEET 2

DSCC FORM 2234 **APR 97** 

9004708 0033750 98T #

## 查询<u>#5962-976260103A</u>"供应商

-----

	Supply voltage range (V <sub>CC</sub> ) DC input voltage range (V <sub>IN</sub> ): Except I/O ports			
	Except I/O ports			
	I/O ports DC output voltage range ( $V_{\alpha r}$ ) (high impedance or powe			
	DC output voltage range ( $V_{out}$ ) (high impedance or power DC output voltage range ( $V_{out}$ ) (high or low state)		-0.5 v uc l0 +0.5 V -0.5 V do to V0	5V do A/ E/
	DC output voltage range ( $v_{out}$ ) (high of low state) DC input clamp current ( $I_{IK}$ ) ( $V_{IN} < 0.0$ V)		-50 mA	
	DC output clamp current ( $I_{OK}$ ) ( $V_{OUT} < 0.0$ V or $V_{OUT} > V_{CC}$			
	Continuous output current (Iour) (Vour < 0.0 V of Vour > Vcc			
	Continuous output current (lour) (Vour = 0 to Vcc)			
	Maximum power dissipation at $T_A = +55^{\circ}C$ (in still air)			
	Storage temperature range $(T_{STG})$			
	Lead temperature (soldering, 10 seconds)			
	Thermal resistance, junction-to-case ( $\Theta_{JC}$ )			
	Junction temperature (TJ)			,
1.4	Recommended operating conditions. 2/ 3/ 7/			
	Supply operating voltage range (Vcc)		+2.0 V dc to +3.6 V	' dc
	Supply operating minimum voltage (Vcc) (Data retention			
	Minimum high level input voltage (VIн) (Vcc = 2.7 V to 3.6	5 V)	+2.0 V	
	Maximum low level input voltage (VIL) (Vcc = 2.7 V to 3.6	V)	+0.8 V	
	Input voltage range (VIN)			
	Output voltage range (Vour):			
	high or low state		0.0 V to Vcc	
	high impedance state			
	Maximum high level output current (IOH):			
	Vcc = 2.7V			
	Vcc = 3.0 V			
	Maximum low level output current (IoL):			
	V <sub>CC</sub> = 2.7V			
	V <sub>CC</sub> = 3.0 V			
	Maximum input rise and fall rate (∆t/∆V)	•••••••••••••••••••••••••••••••••••••••	10 ns/V	
	Case operating temperature range (T <sub>c</sub> )	•••••••••••••••••••••••••••••••••••••••	55°C to +125°C	
1.5	5 Digital logic testing for device classes Q and V.			
	Fault coverage measurement of manufacturing			
	logic tests (MIL-STD-883, test method 5012)	••••••	אא percent <u>8</u> /	
1/ 2/ <u>3</u> / <u>4</u> /	Stresses above the absolute maximum rating may cause maximum levels may degrade performance and affect re Unless otherwise noted, all voltages are referenced to G The limits for the parameters specified herein shall apply -55°C to +125°C. The input and output negative voltage ratings may be ex are observed.	iliability. GND. y over the full spe	ecified $V_{CC}$ range and case	e temperature range of
<u>5</u> /	The value of V <sub>CC</sub> is provided in the recommended opera	ting conditions to	ahle	
<u>5</u> /	The maximum package power dissipation is calculated u	Ising a junction +	emperature of 150% and a	a board trace length of
	750 mils.		emperature of 100°C and a	a source race rength of
Z/	Unused inputs must be held high or low to prevent them	from floating		
<u>8</u> /	Values will be added when they become available.			
	STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97626
[	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3
	FORM 2234			· · · · · · · · · · · · · · · · · · ·
APR 97	7			
		יית וסקבו	-	
	9004708 003	פורט הכוכי		

\_\_\_\_\_

----

-----

---

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

#### SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

## STANDARDS

#### DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuit.
MIL-STD-973	-	Configuration Management.
MIL-STD-1835	-	Interface Standard for Microcircuit Case Outlines.

#### HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's). MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Ground bounce test circuit and waveforms. The ground bounce test circuit and waveforms shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97626
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 4

APR 97

## 9004708 0033752 752 📖

3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

3.2.7 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97626
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 5

DSCC FORM 2234 APR 97

## 📟 9004708 0033753 699 📟

Test and MIL-STD-883 test method <u>1</u> /	Symbol	-55°C ≤ To +2.0 V ≤ Vo	Test conditions $2/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +2.0 V $\leq$ V <sub>CC</sub> $\leq$ +3.6 V unless otherwise specified				its <u>3</u> /	Ur
· · · · · · · · · · · · · · · · · · ·			vise specified			Min	Max	<b> </b>
High level output voltage 3006	Vон	For all inputs affecting output under test VIN = VIH or VIL	ο <sub>Η</sub> = -100 μΑ	2.7 V and 3.6 V	1, 2, 3	V <sub>CC</sub> - 0.2		
		For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND	юн = -12 mA	2.7 V	1, 2, 3	2.2		
			-	3.0 V		2.4		
			юн = -24 mA	3.0 V	1, 2, 3	2.2		
Low level output voltage 3007	Vol	For all inputs affecting output under test VIN = VIH or VIL	g lo <sub>L</sub> = 100 μΑ	2.7 V and 3.6 V	1, 2, 3		0.2	\
		For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND	lo∟ = 12 mA	2.7 V	1, 2, 3		0.4	
			<b>i</b> o⊾ = 24 mA	3.0 V	1, 2, 3		0.55	
Input current high 3010	цн <u>4</u> /		For input under test, $V_{IN} = 5.5V$ For all other inputs, $V_{IN} = V_{CC}$ or GND				+5.0	μ
Input current low 3009	hı. <u>4</u> /		For input under test, $V_{IN} = 0.0V$ For all other inputs, $V_{IN} = V_{CC}$ or GND				-5.0	μ
Three-state output leakage current 3009	loff	VIN OF VOUT = 5.5V	For input/output under test,				±15.0	μ
Offstate leakage current high 3021	юzн <u>5</u> /	For control inputs affe test, V <sub>IN</sub> = 2.0v or 0.8v Vout = 5.5V		3.6 V	1, 2, 3		+30.0	μ
Offstate leakage current low 3020	lozi. <u>5</u> /	For control inputs affe test, V <sub>IN</sub> = 2.0v or 0.8v Vout = 0.0V		3.6 V	1, 2, 3		-30.0	Ψ
Quiescent supply current 3005	lcc	For all inputs, V <sub>IN</sub> = V <sub>C</sub> lout = 0.0 A	∞ or GND	3.6 V	1, 2, 3		20.0	μ⁄
		3.6 V ≤ V <sub>IN</sub> ≤ 5.5 V, Iou	π=0.0 A <u>6</u> /	3.6 V	1, 2, 3		20.0	μA
Quiescent supply current delta TTL input levels 3005	Δlcc	One input at Vcc-0.6 \ Other inputs at Vcc or		2.7 V and 3.6 V	1, 2, 3		500.0	µ٨
Input capacitance 3012	CIN	Tc = +25°C V <sub>blas</sub> = 2.5V See 4.4.1c	Control Inputs	3.3 V	4		12.0	pF
e footnotes at end of	able.			<u>-</u>				
-	TANDAR	-	SIZE A				5962- <del>9</del> 7	<b>'626</b>
	LY CENT	ER COLUMBUS		REVISION LEVEL		вн	SHEET 6	

9004708 0033754 525 🔳

Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test cond -55°C ≤ Tc +2.0 V ≤ Vc	c ≤ +125°C cc ≤ +3.6 V	Vcc	Group A subgroups		ts <u>3</u> /	Un
Input/output capacitance 3012	Cvo	unless otherv $T_c = +25^{\circ}C$ $V_{bias} = 2.5V$ See 4.4.1c	A or B ports	3.3 V	4	Min	Max 17.0	pF
Power dissipation capacitance per buffer driver	CPD	f = 10 MHz See 4.4.1c	Outputs enabled	3.3 V	4		75.0	pł
Low level ground bounce noise	Volp 7/	$V_{IH} = 2.7, V_{IL} = 0.0 V$ $T_A = +25^{\circ}C$	• · · · · · · · · · · · · · · · · · · ·	3.0 V	4		1200	m
Low level ground bounce noise	Volv <u>7</u> /	See 4.4.1d		3.0 V	4		-650	m
High level Vcc bounce noise	Vонр <u>7</u> /			3.0 V	4		300	m
High level Vcc bounce noise	Vон∨ <u>7</u> /			3.0 V	4		-1250	m
Clock frequency	fclock	C <sub>L</sub> 50 pF minimum R <sub>L</sub> = 500 Ω See figure 5		3.0 V and 3.6 V	9, 10,11	0	150	Mł
				2.7 V	9, 10,11	0	150	1
Pulse duration, high or low, CLKAB or CLKBA	tw	$C_L 50$ pF minimum R <sub>L</sub> = 500 Ω See figure 5		3.0 V and 3.6 V	9, 10,11	3.3		n
		F		2.7 V	9, 10,11	3.3		
Setup time, An before CLKAB↑ or Bn before CLKBA↑	tsu	C <sub>L</sub> 50 pF minimum R <sub>L</sub> = 500 $\Omega$ See figure 5		3.0 V and 3.6 V	9, 10,11	1.5		n
				2.7 V	9, 10,11	1.6		]
Hold time, high or low, An after CLKAB↑ or Bn after CLKBA↑	th	$C_L 50 \text{ pF minimum}$ $R_L = 500 \Omega$ See figure 5		3.0 V and 3.6 V	9, 10,11	1.7		r
				2.7 V	9, 10,11	1.7		
Functional test 3014	<u>8</u> /	VIN = VIH or VIL Verify output Vour See 4.4.1b		1.5 V 2.0 V 2.7 V 3.0 V 3.6 V	7, 8	L	н	
See footnotes at end of ta	ble.	- <b>-</b>				4	1	<u>i</u>
MICROCI		RAWING	SIZE A		· · · · · · · · · · · · · · · · · · ·		5962-9	762
DEFENSE SUPPL COLUMBUS				REVISI	ON LEVEL	SF	IEET	

9004708 0033755 461 🔳

\_\_\_\_\_

\_\_\_\_\_

<b>Test and</b> MIL-STD-883 test method <u>1</u> /	Symbol	Test condition -55°C ≤ Tc ≤ +2.0 V ≤ Vcc :	+125°C ≤ +3.6 V	Vcc	Group A subgroups	Limit	ts <u>3</u> /	U
Maximum operating frequency	f <sub>max</sub>	unless otherwise $C_L = 50 \text{ pF}$ minimum, $R_L = 500 \Omega$ ,	specified	3.0 V and 3.6 V	9, 10,11	Min 150	Max	м
		See Figure 5		2.7 V	9, 10,11	150		
Propagation delay time, An to Bn or Bn to An 3003	tphL1, tpLH1	C <sub>L</sub> = 50 pF minimum, R <sub>L</sub> = 500 Ω, See Figure 5	,	3.0 V and 3.6 V	9, 10,11	1.0	7.4	r
				2.7 V			7.9	
Propagation delay time, CLKAB to An or CLKBA to Bn 3003	tphl2, tplH2	$C_L = 50 \text{ pF minimum}$ $R_L = 500 \Omega$ , See Figure 5		3.0 V and 3.6 V	9, 10,11	1.0	8.4	r
				2.7 V			8.8	
Propagation delay time, SAB to An or SBA to Bn	tphlз, tplhз	C <sub>L</sub> = 50 pF minimum R <sub>L</sub> = 500 Ω, See Figure 5		3.0 V and 3.6 V	9, 10,11	1.0	8.6	n
3003		_		2.7 V			9.9	
Propagation delay <u>tim</u> e, output enable, OE to An or Bn	tpzlı, tpzhi	$C_L = 50 \text{ pF minimum}$ $R_L = 500 \Omega$ , See Figure 5		3.0 V and 3.6 V	9, 10,11	1.0	8.2	n
3003		Ū		2.7 V	-		10.2	
Propagation delay <u>tim</u> e, output disable, OE to An or Bn	tPLZ1, tPHZ1	CL = 50 pF minimum RL = 500 Ω, See Figure 5		3.0 V and 3.6 V	9, 10,11	1.0	7.5	n
3003				2.7 V	-		8.9	
Propagation delay time, output enable, DIR to An or Bn	tpzl.2, tpzh2	$C_L = 50 \text{ pF minimum}$ $R_L = 500 \Omega$ , See Figure 5	•	3.0 V and 3.6 V	9, 10,11	1.0	8.3	n
				2.7 V			10.4	
Propagation delay time, output disable, DIR to An or Bn	telze, tenze	$C_L = 50 \text{ pF minimum}$ $R_L = 500 \Omega$ , See Figure 5		3.0 V and 3.6 V	9, 10,11	1.0	7.9	n
3003		-		2.7 V	ŀ	· ·	8.7	
e footnotes at end of ta	ible.							
S1 MICROCI			SIZE A			5	962-97	626
DEFENSE SUPPI COLUMBUS	LY CENT	ER COLUMBUS		REVISION	LEVEL	SHE	ET 8	

9004708 0033756 3T8 🗰 👘

······

\_\_\_\_\_

\_\_\_\_

\_\_\_\_\_

\_\_\_\_

# 查询"5962-9762601Q3A"供应商 I. Electrical performance characteristics - Continued

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g. Δlcc), utilize the general test procedure of 883 under the conditions listed herein.
- 2' Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I<sub>CC</sub> and  $\Delta$ I<sub>CC</sub> tests, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter. For input terminals not designated, V<sub>IN</sub> = GND or V<sub>IN</sub>  $\geq$  3.6 V.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 4/ For I/O ports, the limit includes IozH or IozL leakage current from the output circuitry.
- 5/ For I/O ports, the limit includes I<sub>IH</sub> or I<sub>IL</sub> leakage current from the input circuitry.
- 6/ This applies in the disabled state only.
- Z/ This test is for qualification only. Ground and V<sub>cc</sub> bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500Ω of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from V<sub>cc</sub> to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and V<sub>cc</sub> bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50Ω input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal V<sub>OH</sub> level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V<sub>OH</sub> as all other outputs possible are switched from V<sub>OH</sub> to V<sub>OL</sub>. V<sub>OHV</sub> and V<sub>OHP</sub> are then measured from the nominal V<sub>OH</sub> level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V<sub>OL</sub> to V<sub>OH</sub>.

The device inputs shall be conditioned such that all outputs are at a low nominal  $V_{OL}$  level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at  $V_{OL}$  as all other outputs possible are switched from  $V_{OL}$  to  $V_{OH}$ .  $V_{OLP}$  and  $V_{OLV}$  are then measured from the nominal  $V_{OL}$  level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from  $V_{OH}$  to  $V_{OL}$ 

8/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. After incorporating allowable tolerances per MIL-STD-883, V<sub>IL</sub> = 0.4 V and V<sub>IH</sub> = 2.4 V. For outputs, L ≤ 0.8 V, H ≥ 2.0 V.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97626
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 9

DSCC FORM 2234 APR 97

## **9004708 0033757 234**

Device type	C	)1
Case outlines	L, K	3
Terminal number	Termina	i symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	CLKAB SAB DIR A1 A2 A3 A4 A5 A6 A7 A8 GND B8 B7 B6 B5 B4 B3 B2 B1 OE SBA CLKBA VCC	NC CLKAB SAB DIR A1 A2 A3 NC A4 A5 A6 A7 A8 GND NC B8 B7 B6 B5 B4 B3 NC B2 B1
25 26 27 28	  	OE SBA CLKBA VCC

## NC = No Connection

Pin description					
Terminal symbol	Description				
An (n = 1 to 8)	Data inputs/outputs, A port				
Bn (n = 1 to 8)	Data inputs/outputs, B port				
OE	Output enable control input				
DIR	Direction control input				
CLKAB/CLKBA	Register clock inputs				
SAB/SBA	Select-control inputs				

FIGURE 1. Terminal connections

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97626
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 10

DSCC FORM 2234 APR 97

MN 9004708 0033758 170 페


		INP	JTS					OPERATION
OE	DIR	CLKAB	CLKBA	SAB	SBA	An	Bn	
x	х	1	x	x	x	Input	Unspecified 1/	Store An, Bn unspecified 1/
X	х	х	↑	x	X	Unspecified 1/	Input	Store Bn, An unspecified 1/
н	X	1	1	x	x	Input	Input	Store An and Bn data
Н	X	HorL	HorL	x	X	Input disabled	Input disabled	Isolation, hold storage
L ·	L	X	х	X	L	Output	Input	Real-time Bn data to An
L	L	X	HorL	х	н	Output	Input	Stored Bn data to An
L L	н	X	Х	L	X	Input	Output	Real-time An data to Bn
L	н	HorL	Х	н	X	Input	Output	Stored An data to Bn

# H = High voltage level L = Low voltage level


X = Irrelevant

 $\uparrow$  = Low-to-high clock transition

1/ The data-output functions can be enabled or disabled by various signals at OE and DIR. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.




## 9004708 0033759 007




9004708 0033760 829

**APR 97** 







7. Input signal from pulse generator: V<sub>IN</sub> = 0.0 V to 2.7 V; PRR ≤ 1 MHz; t<sub>r</sub> = 2.5 ns; t<sub>t</sub> = 2.5 ns; t<sub>t</sub> and t<sub>t</sub> shall be measured from 0.27 V to 2.43V and from 2.43 V to 0.27 V, respectively; duty cycle = 50 percent.

- 8. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 9. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97626
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 14

APR 97

NOTES:

1.

2. 3.

4.

5.

6.

| 9004708 0033762 GTL 🔳

## 查<u>润。5962-9763661036-660580s</u>

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

- 4.2.1 Additional criteria for device class M.
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein.
- 4.2.2 Additional criteria for device classes Q and V.
  - a. The bum-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.3.1 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97626
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 15

DSCC FORM 2234 APR 97

## 9004708 0033763 538 🗰

#### TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c. C<sub>IN</sub>, C<sub>IO</sub>, and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> and C<sub>IO</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. The DC bias for the pin under test (V<sub>BMS</sub>) = 2.5 V or 3.0 V. For C<sub>IN</sub>, C<sub>NO</sub>, and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.

For C<sub>IN</sub> and C<sub>IO</sub>, a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the C<sub>IN</sub> and C<sub>IO</sub> tests. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97626
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	-	<b>REVISION LEVEL</b>	SHEET 16

DSCC FORM 2234 APR 97

## I 9004708 0033764 474 🖿

Powered by ICminer.com Electronic-Library Service CopyRight 2003

d. Ground and V<sub>CC</sub> bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. VoLP, VoLV, VoHP, and VoHV shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, if not tested, if not tested, to the limits established for the worst case package. The 5 devices to be tested shall be the worst case device type supplied to this drawing. All other device types shall be guaranteed, if not tested, to the limits established for the worst case device type. The package type and device type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DSCC-VA data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each VoLP, VoLV, VoHP, and VoHV from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DSCC-VA of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DSCC-VA data from testing on both fixtures, that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V<sub>OLP</sub>, V<sub>OLP</sub>, and V<sub>OHP</sub> and V<sub>OHV</sub> from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For VoHP, VoHP, VoLP, and VoLP, a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the VoHP, VoHV, VoLP, and VoLV tests. The device manufacturer may then test one device function from a functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and test results, along with the oscilloscope plots, for each device tested.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

a. End-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97626
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 17

DSCC FORM 2234 APR 97

| 9004708 0033765 300 📟

b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

#### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

### 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0674.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

#### 6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97626
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 18
DSCC FORM 2234			-

APR 97

### **9**0047080033766247 **1**

#### 查询"5962-9762601Q3A"供应商 STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

#### DATE: 97-12-04

Approved sources of supply for SMD 5962-97626 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9762601QLA	01295	SNJ54LVC646AJT
5962-9762601QKA	01295	SNJ54LVC646AW
5962-9762601Q3A	01295	SNJ54LVC646AFK

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

01295

Texas Instruments Incorporated 13500 N. Central Expressway P.O. Box 655303 Dallas, TX 75265 Point of contact: I-20 at FM 1788 Midland, TX 79711-0448

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

## 9004708 0033767183 🎟