											REV	ISIC	NS													
LTR							D	ESCI	RIPTI	ON									ATE	(YR-I	40-D/	0	AP	PRO	VED	
	REV																									
REV																					<u> </u>	_	_		_	_
SHEE	Г										_		\vdash					_		-	<u> </u>	\vdash	-		-	
REV						<u> </u>		-			┝	-	\vdash						_	╁	-	-	_		╁╴	I
SHEE		7	لِيا			-	 	_	\vdash		\vdash	-	\vdash			_	 	-	\vdash	-	 	T	 	┢═	\vdash	
	TATUS IEETS	-	RE			-	<u>_</u>	_			c	7	g g	 9	10	11	12	13	14	15	16	17	18		Π	
PMIC	PMIC N/A PREPARED BY CHECKED BY CHECKED BY CHECKED BY CHECKED BY						, 	10			E ELI	ECTI	4 15 16 17 18 TRONICS SUPPLY CENTER ON, OHIO 45444													
[MILITARY DRAWING APPROVED					En	Y //	de	(4	7		MICROPROGI	RAM	RCUI.	TS, E SE	QUE	NCER	, B (F	IPOL PLS)	AR,	FIE	LD			
FOR US	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE REVISION LEVEL				1	A			672				59	62	-8	85	07									
1	C N/A														;	SHE	ET		1		OF			18		

DESC FORM 193 SEP 87 • U.S. GOVERNMENT PRINTING OFFICE: 1987 -- 748-129/60911 5962-E704

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE								
1.1 Scope. This drawing describes device 1.2.1 of MIL-STD-883, "Provisions for the devices".								
1.2 Part number. The complete part number	er shall	be as shown in the	following example:					
5962-88507 01 	1)	Case outline (1.2.2)	X 					
1.2.1 Device type. The device type sha								
Device type Generic num		Circuit fu						
01 PLS179		, ,	ammable logic sequencer					
1.2.2 <u>Case outline</u> . The case outline stollows:	hall be as	designated in appe	endix C of MIL-M-38510, and as					
Outline letter		<u>Case c</u>	outline					
L	D-9 (2	24-lead, 0.300 row s	pacing) dual-in-line package					
1.3 Absolute maximum ratings.								
Supply voltage	(θ _{JC}):	10.0 V d 5.5 V dd 30 mA 30 mA 1.2 W See MIL- +200°C	dc : .					
1.4 Recommended operating conditions.								
Supply voltage (V_{CC}) Minimum high level input voltage (V_{IL} Maximum low level input voltage (V_{IL} Case operating temperature range (I_{C})	4.5 Y da 2.2 Y da 0.8 Y da 55°C ta	c _					
I/ Must withstand the added PD due to short circuit test (e.g., IOS). STANDARDIZED MILITARY DRAWING DEFENDE ELECTRONICS SUPPLY CENTER REVISION LEVEL SHEET								
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	SHEET 2					
DESC FORM 193A								

SEP 87

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Logic diagram. The logic diagram shall be as specified on figure 2.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 3.
 - 3.2.4 Case outline. The case outline shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

STANDARDIZED MILITARY DRAWING	SIZE A				5962-88507		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	•	SHEET	3	

DESC FORM 193A SEP 87

Test	Symbol	Conditions 1/ -55°C < T _C < +125°C 4.5 V < V _{CC} < 5.5 V	Group A	Limi	its Max	Unit
	İ	unless otherwise specified	_	<u> </u>		
Low level input voltage	VIL	V _{CC} = 4.5 V	1,2,3		0.8	V
High level input voltage	IV _{IH}	V _{CC} = 5.5 V	1,2,3	2.2		٧
Input clamp voltage 2/	AIC	$V_{CC} = 4.5 \text{ V}, I_{I} = -18 \text{ mA}$	1,2,3	 	-1.2	٧
Low level input current	IIL	V _{CC} = 5.5 V, V _I = 0.45 V	1,2,3	<u> </u>	-100	μ Α
Low level input current (CLK input)	IIL	V _{CC} = 5.5 V, V _I = 0.45 V	1,2,3		 -250 	μА
High level input current	IIIH	V _{CC} = 5.5 V, V _I = 5.5 V	1,2,3	 	40	μА
Low level output voltage	IV _{OL}	V _{CC} = 4.5 V, V _{IL} = 0.8 V, V _{IH} = 2 V, I _{OL} = 10 mA	1,2,3	 	 0.5 	٧
High level output voltage	Г УОН	VCC = 4.5 V, VIL = 0.8 V, VIH = 2 V, IOH = -2 mA	1,2,3	2.4		٧
Output short-circuit current 2/ 3/	IOS	$V_{CC} = 4.5 \text{ V}, V_{0} = 0 \text{ V}$	1,2,3	-15	-85	mA
DC supply current 4/	Icc	V _{CC} = 5.5 V	1,2,3		210	mA
Three-state output current	I _{O7}	V _{CC} = 5.5 V V _{OUT} = 5.5 V	1,2,3		80	μА
5/ 6/		V _{OUT} = 0.45 V		! 	-140	μА
Functional tests	 	See 4.3.1d	7,8			
Propagation delay: Clock	t _{CKO}	$V_{CC} = 5.0 \text{ V } \pm 10\%$ $R_1 = 470\Omega$, $R_2 = 1 \text{ k}\Omega$, $C_L = 50$ See figures 4 and 5	pF 9,10,11		25	ns
Output enable	t _{OE1}	T To prevent spurious clocking,	9,10,11		35	ns
Output disable 7/	t _{OD1}	clock rise time (10%-90%) < 10) ns 9,10,11		35	ns
See footnotes at end of tal	ole.					
STANDARDIZE		SIZE A	59	962-885	507	<u></u>
MILITARY DRAV					т ,	

DESC FORM 193A SEP 87


☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096


Test	Symbol		Conditions 5°C < T _C <	1/2	Group A	Limi	Unit	
! 		-5! 4 unl:	5 C < IC <u><</u> .5 V < V _{CC} ess otherwi	+125 C ≤ 5.5 V se specified	subgroups 	Min	Max	
Output	tpD	V _{CC} = R ₁ =	5.0 V ±10% 470Ω, R ₂ =	1 kΩ, C _L = 50 pF	9,10,11		40	ns
Output enable	t _{OE2}	To pr	event spuri	ous clocking,	9,10,11		40	ns
Output disable 7/	t _{OD2}	T clock	rise time	$(10\%-90\%) \le 10 \text{ ns}$	9,10,11		40	ns
Preset/reset	t _{PRO}	Ť			9,10,11		50	ns
Power-on preset	tppR	1			9,10,11	 	20	ns
rulse width: Clock high <u>7</u> / <u>8</u> /	l t _{CKH}				9,10,11	l 25 		l ns
Clock low 8/	t _{CKL}	Ť			9,10,11	l 25 	 	l ns
Period <u>8</u> /	tckp	† 			9,10,11	65	 	ns
Preset/reset pulse <u>8</u> /	 t _{PRH}	 			9,10,11	 4 5 	\ 	ns
Setup time: Input <u>8</u> /	t _{IS1}	T 			9,10,11	40		ns
Input (through F _N) <u>8</u> /	t _{IS2}	Ť I			9,10,11	 25 	 	ns
Input (through complement array) 8/9/	t _{IS3}	† ! !			9,10,11	 65 		ns
Hold time: Input <u>8</u> /	t _{IH1}				9,10,11	0	 	ns
Input (through F _N) <u>8</u> /	t _{IH2}	Ţ			9,10,11	15	 	ns
See footnotes on next page.			Size		T			
STANDARDIZED MILITARY DRAWING			A		5962-88507 EL SHEET			


- 1/ All voltage values are with respect to ground.
- 2/ Test one at a time.
- 3/ Duration of short circuit should not exceed 1 second.
- 4/ I_{CC} is measured with the $\overline{\text{OE}}$ input grounded, all other inputs at 4.5 V, and the outputs open.
- 5/ Measured with V_{IH} applied to $\overline{\text{OE}}$.
- $\underline{6}$ / Leakage values are a combination of input and output leakage.
- 7/ Measured at $V_T = V_{0L} + 0.5 V$.
- 8/ Limits are guaranteed with 12 product terms maximum connected to each sum term line.
- 9/ When using the complement array $t_{VKP} = 75$ ns (minimum).
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.9 Processing options. Since the device is capable of being programmed by either the manufacturer or the user to result in a wide variety of configurations; two processing options are provided for selection in the contract, using an altered item drawing.
- 3.9.1 Unprogrammed device delivered to the user. All testing shall be verified through group A testing as defined in 4.3.1c and table II. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.
- 3.9.2 Manufacturer-programmed device delivered to the user. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section $\frac{4}{4}$ of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening.</u> Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - c. All devices processed to an altered item drawing may be programmed either before or after burn-in at the manufacturer's discretion. The required electrical testing shall include, as a minimum, the final electrical tests for programmed devices as specified in table II herein.

STANDARDIZED MILITARY DRAWING	SIZE A		59	062-88507	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 6	

DESC FORM 193A SEP 87







Powered by ICminer.com Electronic-Library Service CopyRight 2003

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL		SHEET 10
STANDARDIZED MILITARY DRAWING	SIZE A			5962	-88507
				,	
FIGURE 2.	Logic di	agram	- Continued.		
					•
 denotes WIRE-OR. programming connection 	1.				
 All OR gate inputs with a All other gates and contr 					ogic "l".
NOTES:					

Powered by ICminer.com Electronic-Library Service CopyRight 2003

宣问 5962-885070TLA 供应商

L							1
-	CK	P	R	j	K !	١	F
					1		ਜ/ਜ i- Z
X	Х	L	X	х	X !	L	н
Х	Х	Н	L	Х	Х	н	L
X	X	L	н	X	X	L	н
L.	†	L	L	L	L	Ų	Q
L.	4	L	L	L	н	L	Н
L	į	L	L	н	L	! ! Н	L
L	1	L	L	н	н	Q Q	Q
Н	<u></u>	L	L	L	н	L	<u> </u> H*
н	*	L	1_	щ	Ī	! ! H	L*
Х	4	X	х	L	Ч	L	H**
X	†	X	X	Н	L	 	L**
	X X L L L H H	X X X X L † L † L † L † H † H † X †	X X H X X L L L	X X H L X X L H L L L L L L L L L L X X X	X X H L X X X L H X L L L L L L L L L L L L H L L L H L L L H L L L H X X X L H X X X L L H X X X L L H	X X H L X X X X L H X X L L L L L L T L L H L L H H H L L H H H T L L H H H	X X H L X X H X X L H X X L L

NOTES:

- NOTES:

 1. Positive logic:

 J/K = T₀ + T₁ + T₂ + ... + T₃₂

 T_n = C·(I₀ I₁ I₂...) (Q₀ Q₁...) (B₀ B₁...)

 2. † denotes transition from low to high level.


 3. X = Don't care.


- X = Don't care.
 * = Forced at F_n pin for loading J/K flip-flop in I/O mode. L must be enabled, and other active t_n disabled via steering input(s) I, B, or Q.
 At P = R = H, Q = H. The final state of Q depends on which is released first.
 ** = Forced at F_n pin to load J/K flip-flop independent of program code (diagnostic mode).


FIGURE 3. Truth table.

SIZE STANDARD ZED Α 5962-88507 **MILITARY DRAWING REVISION LEVEL** SHEET DEFENSE ELECTRONICS SUPPLY CENTER 11 DAYTON, OHIO 45444

DESC FORM 193A SEP 87







Memory timing definitions

Width of input clock pulse. ^t CKH Interval between clock pulses. ^tCKL Clock period. ^tCKP Width of preset input pulse. ^tPRH Required delay between beginning t_{IS1} of valid input and positive transition of clock. Required delay between beginning of valid input forced at flip-flop t_{IS2} output pins, and positive transition of clock. Required delay between positive transition of clock and end of valid t_{IH1} input data. Required delay between positive t_{IH2} transition of clock and end of valid input data forced at flip-flop output pins. Delay between positive transition of ^tCK0 clock and when outputs become valid (with O.E. low). Delay between beginning of output t_{OE1} enable low and when outputs become valid. Delay between beginning of output tool enable high and when outputs are in the off-state. Propagation delay between combinational ^tPD inputs and outputs. Delay between predefined output enable toE2 high, and when combinational outputs become valid. Delay between predefined output enable low and when combinational outputs are in the ^t002 off-state. Delay between positive transition of ^tPR0 predefined preset reset input, and when flip-flop outputs become valid.

FIGURE 5. Timing waveforms - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-88507 REVISION LEVEL SHEET

DESC FORM 193A SEP 87

- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Unprogrammed devices shall be tested for programmability and ac performance compliance to the requirement of group A, subgroups 9, 10, and 11. Either of two techniques is acceptable:
 - (1) Testing the entire lot using additional built-in test circuitry which allows the manufacturer to verify programmability and ac performance without programming the user array. If this is done, the resulting test patterns shall be verified on all devices during subgroups 9, 10, and 11, group A testing in accordance with the sampling plan specified in MIL-STD-883, method 5005.
 - (2) If such compliance cannot be tested on an unprogrammed device, a sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming. If more than two devices fail to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 24 total devices with no more than 4 total device failures allowable.

Ten devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, and 11. If more than two total devices fail, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more than 4 total device failures allowable.

- d. Subgroups 7 and 8 must verify input to output logic combinations.
- 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.
- 4.4 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer.

STANDARDIZED MILITARY DRAWING	SIZE A		59	5962-88507		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEV	VEL.	SHEET 1	.6	

DESC FORM 193A SEP 87

	TABLE II. Electrical test requirer	<u>nents</u> . <u>1/ 2/</u>
]	MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
7	Interim electrical parameters (method 5004)	1
•	Final electrical test parameters (method 5004) for programmed devices	 1*,2,3,7*,8,9
	 Final electrical test parameters (method 5004) for unprogrammed devices	 1*,2,3,7*, 8,9
_	Group A test requirements (method 5005)	 1,2,3,7,8,9,10, 11
	 Groups C and D end-point electrical parameters	 1,2,3

* PDA applies to subgroups 1 and 7.

(method 5005)

1/ Any or all subgroups may be combined when using high-speed testers.

2/ Subgroups 7 and 8 funtional test shall also verify that no fuses are blown for unprogrammed devices or that the altered item drawing pattern exists for programmed devices.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88507
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17

DESC FORM 193A SEP 87

6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing	Vendor	Vendor	Replacement military specification part number
part number	CAGE	similar part	
	number	number <u>1</u> /	
5962-8850701LX	18324	PLS179/BLX	

 $\frac{1}{\text{Caution.}} \ \, \text{Do not use this number for item acquisition.} \ \, \text{Items acquired} \\ \frac{1}{\text{to this}} \ \, \text{number may not satisfy the performance requirements of this drawing.} \\$

Vendor CAGE number

Vendor name and address

Fusible link

18324

Signetics, Incorporated 4130 South Market Court Sacramento, CA 95834 Ni-chrome

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

011678 _ _ _ _