

FAIRCHILD

100324

SEMICONDUCTOR

Low Power Hex TTL-to-ECL Translator

General Description

The 100324 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or Schottky TTL. A common Enable (E), when LOW, holds all inverting outputs HIGH and holds all true outputs LOW. The differential outputs allow each circuit to be used as an inverting/non-inverting translator, or as a differential line driver. The output levels are voltage compensated over the full –4.2V to –5.7V range.

When the circuit is used in the differential mode, the 100324, due to its high common mode rejection, overcomes voltage gradients between the TTL and ECL ground systems. The V_{EE} and V_{TTL} power may be applied in either order.

The 100324 is pin and function compatible with the 100124 with similar AC performance, but features power dissipation roughly half of the 100124 to ease system cooling requirements.

Features

- Pin/function compatible with 100124
- Meets 100124 AC specifications
- 50% power reduction of the 100124
- Differential outputs
- 2000V ESD protection
- -4.2V to -5.7V operating range
 Available to MIL-STD-883
- Available to MIL-STD-883
- Available to industrial grade temperature range (PLCC package only)


July 1988

Revised March 2001

Ordering Code:

Order Number	Package Number	Package Description
100324SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100324PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100324QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100324QI	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (–40°C to +85°C)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.







Pin	Descriptions	
	Descriptions	


Pin Names	Description
D ₀ -D ₅	Data Inputs
E	Enable Input
$Q_0 - Q_5$	Data Outputs
$\overline{Q}_{0} - \overline{Q}_{5}$	Complementary
	Data Outputs

Truth Table

Inp	uts	Out	puts	
D _n E		Q _n	Qn	
Х	L	L	Н	
L	Н	L	Н	
Н	Н	Н	L	

H = HIGH Voltage Level L = LOW Voltage Level

Logic Diagram



Absolute Maximum Ratings(Note 1)

Storage Temperature (T _{STG})
Maximum Junction Temperature (T _J)
V _{EE} Pin Potential to Ground Pin
V _{TTL} Pin Potential to Ground Pin
Input Voltage (DC)
Output Current (DC Output HIGH)
ESD (Note 2)

–65°C to +150°C
+150°C
-7.0V to +0.5V
-0.5V to +6.0V
-0.5V to +6.0V
–50 mA
≥2000V

Recommended Operating Conditions

Case Temperature (T _C)	
Commercial	0°C to +85°C
Industrial	-40°C to +85°C
Supply Voltage (V _{EE})	-5.7V to -4.2V

100324

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version

DC Electrical Characteristics (Note 3)

 V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND, T_{C} = 0°C to +85°C, V_{TTL} = +4.5V to +5.5V

Symbol	Parameter	Min	Тур	Max	Units	Co	Conditions		
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	V _{IN} =V _{IH (Max)}	Loading with		
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	mv	or V _{IL (Min)}	50 Ω to $-2.0V$		
V _{OHC}	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH(Min)}$	Loading with		
V _{OLC}	Output LOW Voltage			-1610	IIIV	or V _{IL (Max)}	50 Ω to –2.0V		
V _{IH}	Input HIGH Voltage	2.0		5.0	V	Guaranteed HIGH			
						Signal for All Inputs			
VIL	Input LOW Voltage	0		0.8	V	Guaranteed LOW			
						Signal for All Inputs			
V _{CD}	Input Clamp Diode Voltage	-1.2			V	$I_{IN} = -18 \text{ mA}$			
I _{IH}	Input HIGH Current					$V_{IN} = +2.4V,$			
	Data			20	μΑ	All Other Inputs VIN	= GND		
	Enable			120					
	Input HIGH Current			1.0	mA	V _{IN} = +5.5V,			
	Breakdown Test, All Inputs			1.0	mA	All Other Inputs = GI	ND		
IIL	Input LOW Current			1		V _{IN} = +0.4V,			
	Data	-0.9			mA	All Other Inputs VIN	= V _{IH}		
	Enable	-5.4							
I _{EE}	V _{EE} Power Supply Current	-70	-45	-22	mA	All Inputs V _{IN} = +4.0	V		
I _{TTL}	V _{TTL} Power Supply Current		25	38	mA	All Inputs VIN = GND)		

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

DIP AC Electric Characteristics

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$, $V_{TTL} = +4.5V$ to +5.5V

Symbol	Parameter	$\mathbf{T_C} = 0^{\circ}\mathbf{C}$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
		Min	Max	Min	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay	0.50	3.00	0.50	2.90	0.50	3.00	20	
t _{PHL}	Data and Enable to Output	0.50	3.00	0.50	2.90	0.50	3.00	ns	Figures 1, 2
t _{TLH}	Transition Time	0.45	1.80	0.45	1.80	0.45	1.80	ns	
t _{THL}	20% to 80%, 80% to 20%	0.45	1.00	0.45	1.00	0.45	1.00	115	

100324

Commercial Version (Continued) SOIC and PLCC AC Electrical Characteristics $V_{\text{EE}} = -4.2V$ to -5.7V, $V_{\text{CC}} = V_{\text{CCA}} = \text{GND}$, $V_{\text{TTL}} = +4.5V$ to +5.5V

Symbol	Parameter .	$\mathbf{T}_{\mathbf{C}} = 0^{\circ}\mathbf{C}$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
Symbol		Min	Max	Min	Max	Min	Max	Units	conditions
t _{PLH}	Propagation Delay	0.50	2.80	0.50	2.70	0.50	2.80		
t _{PHL}	Data and Enable to Output	0.50	2.00	0.50	2.70	0.50	2.00	ns	Figures 1, 2
t _{TLH}	Transition Time	0.45	1.70	0.45	1.70	0.45	1.70	ns	
t _{THL}	20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.70	115	
t _{OSHL}	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		0.95		0.95		0.95	ns	(Note 4)
	Data to Output Path								
t _{OSLH}	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		0.70		0.70		0.70	ns	(Note 4)
	Data to Output Path								
t _{ost}	Maximum Skew Opposite Edge								PLCC Only
	Output-to-Output Variation		1.60		1.60		1.60	ns	(Note 4)
	Data to Output Path								
t _{PS}	Maximum Skew								PLCC Only
	Pin (Signal) Transition Variation		1.20		1.20		1.20	ns	(Note 4)
	Data to Output Path								

Note 4: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same pack-aged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t_{OSHL}), or LOW-to-HIGH (t_{OSLH}), or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{PS} guaranteed by design.

www.fairchildsemi.com

Industrial Version

DC Electrical Characteristics (Note 5)

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$, $T_C = -40^{\circ}C$ to $+85^{\circ}C$, $V_{TTL} = +4.5V$ to +5.5V

Symbol	Parameter Output HIGH Voltage	$T_C = -40^{\circ}C$		$T_C = 0^{\circ}C$ to $+85^{\circ}C$		Units	Conditions		
Symbol		Min	Max	Min	Max	Units	Conditions		
V _{OH}		-1085	-870	-1025	-870	mV	V _{IN} =V _{IH (Max)} Loading with		
V _{OL}	Output LOW Voltage	-1830	-1575	-1830	-1620	IIIV	or V _{IL (Min)} 50 Ω to –2.0V		
V _{OHC}	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH(Min)}$ Loading with		
V _{OLC}	Output LOW Voltage		-1565		-1610	IIIV	or V _{IL (Max)} 50 Ω to –2.0V		
V _{IH}	Input HIGH Voltage	2.0	5.0	2.0	5.0	V	Guaranteed HIGH		
							Signal for All Inputs		
VIL	Input LOW Voltage	0	0.8	0	0.8	V	Guaranteed LOW		
							Signal for All Inputs		
V _{CD}	Input Clamp Diode Voltage	-1.2		-1.2		V	$I_{IN} = -18 \text{ mA}$		
I _{IH}	Input HIGH Current						V _{IN} = +2.4V,		
	Data		20		20	μΑ	All Other Inputs $V_{IN} = GND$		
	Enable		120		120				
	Input HIGH Current		1.0		1.0	mA	V _{IN} = +5.5V,		
	Breakdown Test, All Inputs		1.0		1.0		All Other Inputs = GND		
I _{IL}	Input LOW Current						V _{IN} = +0.4V,		
	Data	-0.9		-0.9		mA	All Other Inputs $V_{IN} = V_{IH}$		
	Enable	-5.4		-5.4					
I _{EE}	V _{EE} Power Supply Current	-70	-22	-70	-22	mA	All Inputs V _{IN} = +4.0V		
ITTL	V _{TTL} Power Supply Current		38		38	mA	All Inputs V _{IN} = GND		


Note 5: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

AC Electrical Characteristics


 V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND, V_{TTL} = +4.5V to +5.5V

Symbol	Parameter	$T_C = -40^{\circ}C$		$T_{C} = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
	Faianietei	Min	Max	Min	Max	Min	Max	Units	Conditions
t _{PLH} t _{PHL}	Propagation Delay Data and Enable to Output	0.50	2.80	0.50	2.70	0.50	2.80	ns	Figures 1, 2
t _{tlh} t _{thl}	Transition Times 20% to 80%, 80% to 20%	0.35	1.80	0.45	1.70	0.45	1.70	ns	Figures 1, 2

100324




www.fairchildsemi.com



www.fairchildsemi.com

100324



www.fairchildsemi.com